FPGA Implementation of Simple and High Speed Vedic Multiplier

International Journal of VLSI & Signal Processing
© 2015 by SSRG - IJVSP Journal
Volume 2 Issue 2
Year of Publication : 2015
Authors : Shilpi Thawait and Jagveer Verma
: 10.14445/23942584/IJVSP-V2I2P102
pdf
Citation:
MLA Style:

Shilpi Thawait and Jagveer Verma, "FPGA Implementation of Simple and High Speed Vedic Multiplier" SSRG International Journal of VLSI & Signal Processing 2.2 (2015): 6-9.

APA Style:

Shilpi Thawait and Jagveer Verma,(2015). FPGA Implementation of Simple and High Speed Vedic Multiplier. SSRG International Journal of VLSI & Signal Processing 2(2), 6-9.

Abstract:

Multiplier is the basic and the key element used in many Digital Signal Processing applications, arithmetic operations, in image processing applications such as FFT (fast fourier transform), convolution, correlation etc. This paper presents a simplified and efficient method of multiplication using vedic mathematics. Vedic mathematics is the name given to the ancient Indian system of mathematics and is based on mental calculations. Urdhva Triyakbhyam sutra of vedic multiplication is found to be the most efficient sutra of vedic multiplication among its all 16 sutras. The aim of this paper is to implement a simpler and high speed vedic multiplier by using Urdhva Triyakbhyam sutra efficiently. Synthesis has been done using Xilinx ISE 9.2i simulator using VHDL language

References:

[1] Honey Durga Tiwari, Ganzorig Gankhuyag, Chan Mo Kim, Yong Beom Cho, “Multiplier design based on ancient Indian Vedic Mathematics”, International SoC Design Conference, 2008.
[2] Hardik Sangani, Tanay M. Modi, V.S. Kanchana Bhaaskaran’ “Low Power Vedic Multiplier Using Energy Recovery Logic” , International Conference on Advances in Computing,Communications and Informatics (ICACCI),2014.
[3] Sudeep.M.C, Sharath Bimba.M,  Mahendra Vucha ,“Design and FPGA Implementation of High Speed Vedic Multiplier”,  International Journal of Computer Applications (0975 – 8887) , Volume 90 – No 16, March 2014.
[4] Premananda B.S., Samarth S. Pai, Shashank B., Shashank S. Bhat, “Design and Implementation of 8-Bit Vedic Multiplier”, IJAREEIE, vol 2, issue 12, December 2013.
[5] Pushpalata Verma, K. K. Mehta, “Implementation of an Efficient Multiplier based on Vedic Mathematics Using EDA Tool”, International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249 – 8958, Volume-1, Issue-5, June 2012. 
[6] Wikipedia, http://en.wikipedia.org/wiki/Carry-save_adder, DOB- 29/04/2015.
 

Key Words:

CSA(Carry Save Adder), ISE (Integrated Software Environment), LUT (Look Up Table), UT(Urdhva-triyakbhyam), Vedic Multiplier, VHDL(Very High Speed Integrated Circuit Hardware Description Language), Xilinx.