Implementation of A DRAM 4×4 (Dynamic Random Access Memory) With Self Controllable Voltage Level (SVL) Technique

S Md Sameer[1], K Sanjeeva Rao M.Tech, (Ph.D) [2]
[1](Electronics and Communication Engineering,. JNTUK, India)
[2](Assoc. Professor Electronics and Communication Engineering, JNTUK, India)

ABSTRACT : *Today trend is circuit characterized by responsibility, low power dissipation, low discharge current, low price and there's needed to scale back every of those. to scale back device size and increasing chip density have increase the planning quality. The recollections have provided the system designer with elements of right smart capability and in depth application. Dynamic random access memory (DRAM) offers the advantage for high-density knowledge storage. DRAM essentially a memory array with individual bit access refers to memory with each browse and Write capabilities. Here 3T DRAM is implementing with self manageable voltage level (svl) technique is for reducing discharge current in zero.12um technology. The simulation is completed by victimization micro wind three.1 & dsch2 and offers the advantage of reducing the discharge current up to fifty seven.*

Keywords -*low leakage power, high performance, self controllable voltage level technique, low cost, low power.*

I.INTRODUCTION

DRAM designers have opted for a multiplexed addressing theme. during this model the lower and higher halves of the address words square measure given consecutive on one address bus. This approach reduces the quantity of package pin and has survived through the following memory generation. DRAMS square measure typically created in higher volumes. Lowering the pin count reduces the value and size at the expense of performance. The presence of latest address word is declared by raising variety of stroboscope signals. Raising the row access stroboscope signal assert the mutual savings bank a part of the address is gift on the address bus, which word decryption method cam be initiated. The LSB a part of the address is applied next and also the column access stroboscope signal is declared .To ensuring the proper memory operation a careful temporal arrangement of the signal interval is important. essentially the signals square measure used as a clock input to the memory module and square measure wont to synchronize memory event like decryption memory core access and sensing. DRAM (Dynamic Random Access Memory) should be fresh sporadically. It‟s a Volatile in nature suggests that loses knowledge once power is removed. DRAM needs additional peripheral electronic equipment. In 1T DRAM Cell with one access NMOS and storage electrical device and management input like word line (WL), data I/O, bit line.

Number of activity in DRAM sort of a Random read/write operation doable, little cell space compared to SRAM, extremely integrated, terribly low cost, wide used for main memory, keep knowledge is volatile, Cyclic refresh necessary, Medium speed. Dynamic random access memory (DRAM) is that the most typical reasonably random access memory (RAM) for private computers and workstations. The network of electrically-charged points within which a laptop stores quickly accessible knowledge within the type of‟ 0‟s and „1‟s is named memory. Random access means the laptop processor will access any a part of the memory directly instead of having to proceed consecutive from some foundation. DRAM is dynamic therein, not like static RAM (SRAM), it must have its storage cells fresh or given a replacement electronic charge each few milliseconds. that DRAM is far cheaper per cell and since every cell is extremely straightforward, DRAM has a lot of larger capability per unit of surface than SRAM.

In this analysis paper implementing the 3T DRAM with Self-controllable Voltage Level technique.within the implementation of 3T DRAM victimisation 3 NMOS money supply, M2 and M3. money supply and money supply square measure

the access semiconductor device and by victimisation these management the browse and write operation. If the write operation is performed therein time money supply is on and money supply is off. the info is keep by charging the electrical device. If the browse operation is performed therein time money supply is off and money supply is on, than the info conjointly is additionally} offered therein time also. once the 3T DRAM is implementing with Self-controllable Voltage Level technique one electrical converter is employed within the higher half and also the lower half. If we have a tendency to add this electrical converter within the circuit then the discharge power is a smaller amount as compared to standard 3T DRAM.. By victimization micro wind three.1 software, layout diagram have done. during this the word and VDD lines square measure enforced in poly, the affiliation to the MOSFETs happens once poly runs over the active n+ space. The bit line is enforced in metal1 and metal2. The PMOS is enforced by victimization P+ diffusion layer and also the NMOS is enforced by victimization n+ diffusion layer.

II. History of work

Most of the works in discharge current analysis and reduction have stressed during a combinatorial circuits and successive circuit. Memory circuits would like additional attention to style if discharge current is there. varied gate leak reduction methodologies are represented within the literature such W. K. Luk et. al. offers a a unique Dynamic Memory Cell With Internal Voltage Gain[1]. H. J. Yooet. al. have developed an occasional voltage high speed self-timed CMOS logic for the multi-gigabit synchronous DRAM application[2]. JOHN E. et al provide the concept of dram style victimisation the Taper-Isolated Dynamic RAM Cell [3]. G. W. Taylor et al have developed A punch-through isolated RAM cell [4] .the idea regarding leak Model as well as Source-Drain Partition shown in [5]. Power Dissipation Analysis and improvement for Deep Submicron CMOS Digital Circuits shown in [6]. the essential Fundamentals of recent VLSI Devices [7] and Principles of CMOS VLSI style [8] have developed. The device style pointers for floating channel kind encompassing gate electronic transistor (FC-SGT) DRAM cells with high soft-error immunity represented during this [9]. The 3 structure studied, solely SSMSL may be a viable for the zero.6pm -pitch isolation of 256Mbit DRAM [10]. 2 leak management electronic transistors (a p-type and a n-type) inside the computer circuit that the gate terminal of every leak management transistor (LCT) is controlled by the supply of the opposite shown in [11]. Transient effects of the floating body should be thought-about once planning for long information retention time [12]. the utilization of the minimum idle time parameter, as a metric for evaluating completely different leak management mechanisms, is shown [13]. The experimental and simulation information of GIDL current as a operate of zero.35-μm CMOS technology parameters and layout of CMOS customary cells is shown [14]. The CMOS leak current at the {method} level will be faded by some implement on deep sub metric linear unit method shown [15].

III. Proposed work

Dynamic random access memory (DRAM) is a type of random-access memory that stores each bit of data in a separate electrical condenser inside associate degree integrated circuit. The electrical condenser will be either charged or discharged; these 2 states square measure taken to represent the 2 values of a trifle, conventionally referred to as „0" and „1". Since capacitors leak charge, the knowledge ventually fades unless the capacitor charge is rested sporadically. Because of this refresh requirement, it is a dynamic memory as opposed to SRAM and other static memory. The main memory (the "RAM") in personal computers is dynamic RAM (DRAM). it's conjointly utilized in the laptop computer and digital computer computers also as game.

A. 3T Dynamic memory cell

The cell is written to by inserting the acceptable information worth on BL1 and declarative the write word line (wwl) .the info is preserved as charge on the capacitance once wwl is lowered. Once scaning the cell the read word line RWL is raised. The storage electronic transistor M2 is either ON or OFF relying upon the keep worth. The bit line BL2 is either clamped to vdd with the help of load device.

The former approach necessitates careful electronic transistor size and causes static power

consumption. thus the pre charged approach is mostly desirable. The series affiliation of M2 and M3 pulls BL2 low once a one is keep. BL2 remains high in opposite case.



Figure 1 shows schematic of 3T DRAM

The inverse worth of the keep signal is detected on the bit line. the foremost common approach to refreshing the cells to scan the keep information ,put its inverse on bit line 1(BL1) and assert write word line(WWL) in consecutive order.

Figure one shows the circuit diagram of the 3T DRAM. during this used a 3 NMOS electronic transistor. money supply and M3 square measure access electronic transistor.

Layout diagram of 3T DRAM shown in figure a pair of during this n+ diffusion layer, polysilicon , metal1 and metal2 is employed. Figure three shows a wave of 3T DRAM voltage versus time. during this once write operation performed, output is high. once scan operation performed, output isn't affected.

When scan operation is performed in this time write word line is low and once write operation is performed scan word line is low. Bit line is high suggests that you get information that you wish. Bit line one used for write operation and bit line a pair of facilitate the scan operation.

Leakage current analysis of 3T DRAM shown in figure four. The leak current is regarding zero.164ma.



Figure 2 shows a layout of 3T DRAM

Figure 3 shows a waveform of 3T DRAM voltage versus time



Figure 4 shows the leakage current waveform of 3T DRAM

The SVL circuit consists of an upper SVL (U-SVL) circuit and a lower SVL (L-SVL) circuit where a single inverter has been used as the loadcircuit. The SVL circuit is applied to the 3T DRAM memory cell. Figure 5 shows the circuit diagram of the 3T DRAM with self controllable voltage level(svl). In this used a three NMOS transistor. M1 andM3 are access transistor. Lower

self controllablevoltage level is implementing by using NMOS and
PMOS .the upper self controllable voltage level is implementing by using a NMOS and PMOS. Write word line (wwl) is high when written operation is performed. Read word line (rwl) is performed when operation read is performed. Layout diagram of the3T DRAM with self controllable voltage level (svl)shown in figure 6, in this n+ diffusion layer, p+diffusion layer , polysilicon, metal1 and metal2 isused. Gate is implemented by using polysilicon andsource and drain is implemented by n+ diffusion andmetal1. by using metal 2 connection is done. VDD isalso done by metal 1 and VSS gives in metal1. PC1and PC2 input gives to the polysilicon .



Figure 5 shows schematic of 3T DRAM with self controllable voltage level

Figure 7 shows a waveform of 3T DRAM with self controllable voltage level in which write operation is performed when write word line is high and output isnot affected by read operation.
Leakage current analysis of the 3T DRAM with selfcontrollable voltage level (svl) shown in figure 8. Theleakage current is about 0.071ma. the peak current isshown in figure 8.



Figure 6 shows a layout of 3T DRAM with self controllable voltage level


Figure 7 shows a waveform of 3T DRAM with self controllable voltage level

Figure 8 shows the leakage current waveform of 3T DRAM with self controllable voltage level

IV. Circuit simulation result

In this research paper self controllable voltage level is used to implement the 3T DRAM and simulation is done by using a microwind 3.1 and DSCH 2. Table – I shows the parameter of 3T DRAM. table – II shows the simulation of 3T DRAM with self controllable voltage level.

Table –I Parameter of 3T DRAM

Process technology	***0.12um***
Power supply voltage	1.2v
Pre charge voltage	1v

Table –II Simulation result of SVL based 3T DRAM

Circuit	*Leakage current*
3T dram during write operation	0.164ma
3T DRAM with SVL	0.071ma

V. Conclusion

In this work we tend to given a 3T DRAM with self manageable voltage level. To implement 3T DRAM with self manageable voltage level offers the advantageous of reduction up to fifty seven. The layout of Simulation is completed by employing a microwind three.1. VDD is employed during this one.2v. here 0.12µm technology is employed.

References

1. W. K. Luk And R. H. Dennard, "A Novel Dynamic Memory Cell With Internal Voltage Gain," Ieee Journal Of Solid-State Circuits, Vol. 40, No. 4, April 2005.
2. H. J. Yoo, "A Low Voltage High Speed Self-Timed Cmos Logic For The Multi-Gigabit Synchronous Dram Application," Ieice Trans. Electron., Vol. E80-C, No. 8, Pp. 1126–1128, Aug. 1997..
3. John E. Leiss, Pallab K. Chatterjee, And Thomas C. Holloway, " Dram Design Using The Taper-Isolated Dynamic Ram Cell,"" Ieee Transactions On Electron Devices, Vol. Ed-29, No. 4, April 1982.
4. G. W. Taylor, P. K. Chatterjee, H-S. Fu, And A. F. Tasch, Jr., "A Punch-Through Isolated Ram Cell," In IeeeIedm Tech. Dig., P. 352, 1978.
5. K. M. Cao, W. –C. Lee, W. Liu, X. Jin, P. Su, S. K. Fung, J. X. An, B. Yu, C. Hu, "Bsim4 Gate Leakage Model Including Source-Drain Partition," Iedm Meeting 2000, Iedm Technical Digest, Pp. 815-818, December, 2000.
6. R. X. Gu, And M. I. Elmasry, "Power Dissipation Analysis And Optimization For Deep Submicron Cmos Digital Circuits," IeeeJssc, 31(5):707–713, May 1996.
7. Y. TaurAnd T. H. Ning, "Fundamentals Of Modern Vlsi Devices," (1998), Pp 200-202.
8. N. H. E. Weste, And K. Eshraghian, Editor. "Principles OfCmosVlsi Design", A Systems Perspective, 2nd Ed. Addison-Wesley, 1993.

Fumiyoshi Matsuoka, Hiroshi Sakuraba, Member, Ieee, And FujioMasuoka, Fellow, Ieee, "Device Design Guidelines For Fc-Sgt Dram Cells With High Soft-Error Immunity," Ieee Transactions On Electron Devices, Vol. 52, No. 6, June 2005.