

Analysis of Low-Power and Area-Efficient Shift Registers using Pulsed Latch

¹P. Rahul Reddy

¹Associate Professor, Dept of ECE, Swami RamanandaTirtha Institute of Science & Technology, Nalgonda, India

Abstract:

Flip-flops is perilous timing elements in digital circuits which have a huge influence on the circuit speed and power consumption. The performance of flip-flop is an significant element to regulate the efficiency of the entire synchronous circuit. This paper recommends a low-power and area-efficient shift register using pulsed latches. Therefore area and power consumption are reduced by substituting flip-flops with pulsed latches. This technique explains the timing problem between pulsed latches through the use of multiple non-overlap delayed pulsed clock signals as an alternative of the conventional single pulsed clock signal. Also the shift register uses a small number of the pulsed clock signals by grouping the latches to more than a few sub shifter registers and using supplementary temporary storage latches.

Keywords: Area-efficient, flip-flop, pulsed clock, pulsed latch, shift register.

I. INTRODUCTION

Flip flops are the basic storage elements used extensively in all kinds of digital designs. As the feature size of CMOS technology process scaled down according to Moore's Law, designers are able to integrate many numbers of transistors onto the same die. The more transistors there will be more switching and more power dissipated in the form of heat or radiation. Heat is one of the phenomenon packaging challenges in this epoch, it is one of the main challenges of low power design methodologies and practices. Another driver of low power research is the reliability of the integrated circuit. More switching implies higher average current is expelled and therefore the probability of reliability issues occurring rises. We are moving from laptops to tablets and even smaller computing digital systems. With this profound trend continuing and without a match trending in battery life expectancy, the more low power issues will have to be addressed. The current trends will eventually mandate low power design automation on a very large scale to match the trends of power consumption of today's and future integrated chips[3]. Power consumption of Very Large Scale Integrated design is given by generalized relation, $P = CV^2f$ [1]. Since power is proportional to the square of the voltage as per the relation, voltage scaling is the most prominent way to reduce power

dissipation. However, voltage scaling is results in threshold voltage scaling which bows to the exponential increase in leakage power. Though several contributions have been made to the art of single edge triggered flip-flops, a need evidently occurs for a design that further improves the performance of single edge triggered flip-flops[2]. patterns.

The architecture of a shift register is quite simple. An N-bit shift register is composed of series connected N data flip-flops. The speed of the flip-flop is less important than the area and power consumption because there is no circuit between flip-flops in the shift register. The smallest flip-flop is suitable for the shift register to reduce the area and power consumption. Recently, pulsed latches have replaced flip-flops in many applications, because a pulsed latch is much smaller than a flip-flop [6]–[9]. But the pulsed latch cannot be used in a shift register due to the timing problem between pulsed latches

II. CONVENTIONAL EXPLICIT TYPE FLIPFLOP SYSTEMS:

Depending on the method of pulse generation, P-FF designs can be classified as implicit and explicit. an implicit-type P-FF, the pulse generator is a built-in logic of the latch design, and no explicit pulse signals are generated. Generally implicit type PFFs are more power economical than the explicit type P-FFs. But it has a disadvantage of longer discharging path which leads to inferior time characteristics. In an explicit-type P-FF, the design of pulse generator and latch are separate. In this type of flip-flops, one pulse generator is shared by group of flip-flops so that the circuit complexity is reduced and it has unique speed advantage. Some of the existing explicit type flip-flops are shown below.

A. *ep-DCO (explicit pulsed data close to output):*

It is the basic type of explicit pulse triggered flipflop. It contains a pulse generation circuit of three inverters connected to the NAND gate and a semi-dynamic TSPC structure latch design. Back to back connected inverters are used as keeper device.

Inverters I1 and I2 are used to hold the internal node X and inverters I3 and I4 are used to latch the data. It has two stages called static stage and dynamic stage. After the rising edge of the

clockpulse, N2 and N3 will turn on for a small period of time. During this period, the flip-flop is transparent.

So the input data propagates to the output. The keeper logic at node Q is used to maintain the output at the same level till the next rising edge of [4].




Fig.1: ep-DCO

This design suffers from a serious drawback, i.e., the internal node X is discharged on every rising edge of the clock in spite of the presence of a static input “1.” This gives rise to large switching power dissipation.

B. Conditional Discharge Flip Flop(CDFF):

In order to reduce the redundant switch power, here we employ a discharge controlled transistor MN3 at the discharge path of the first stage [5]. It is used to feedback the signal Q_fdbk to the input stage, so that no discharge occurs at static input data „1“. The circuit is further simplified by replacing the keeper logic at the internal node X with an inverter and a pull up PMOS transistor.




Fig. 2: CDFF

This paper put forward a low-power and area-efficient shift register using pulsed latches. The shift register resolves the timing problem using multiple non-overlap delayed pulsed clock signals instead of the conventional single pulsed clock signal. The shift register uses a small number of the pulsed clock signals by grouping the latches to several sub shifter registers and using supplementary temporary storage latches.

III. PROPOSED ARCHITECTURE:

A master-slave flip-flop using two latches in Fig. 3(a) can be replaced by a pulsed latch consisting of a latch and a pulsed clock signal in Fig. 3(b)[6]. All pulsed latches share the pulse generation circuit for the pulsed clock signal. As a result, the area and power consumption of the pulsed latch become almost half of those of the master-slave flip-flop. The pulsed latch is an attractive solution for small area and low power consumption.




Fig. 3. (a) Master-Slave Flip-Flop. (b) Pulsed Latch.

The pulsed latch cannot be used in shift registers due to the timing problem, as shown in Fig. 4. The shift register in Fig. 4(a) consists of several latches and a pulsed clock signal (CLK_pulse). The operation waveforms in Fig. 4(b) show the timing problem in the shifter register. The output signal of the first latch (Q1) changes correctly because the input signal of the first latch (IN) is constant during the clock pulse width (T_PULSE). But the second latch has an uncertain output signal (Q2) because its input signal (Q1) changes during the clock pulse width.




Fig. 4. Shift Register with Latches and a Pulsed Clock signal. (a) Schematic. (b) Waveforms

One solution for the timing problem is to add delay circuits between latches, as shown in Fig. 5(a). The output signal of the latch is delayed and reaches the next latch after the clock pulse. As shown in Fig. 5(b) the output signals of the first and second latches (Q1 and Q2) change during the clock pulsewidth, but the input signals of the second and third latches (D2 and D3) become the same as the output signals of the first and second latches (Q1 and Q2) after the clock pulse. As a result, all latches have constant input signals during the clock pulse and no timing problem occurs between the latches. However, the delay circuits cause large area and power overheads.

Fig.6(a) shows an example of the proposed shift register. The proposed shift register is divided into sub shifter registers to reduce the number of delayed pulsed clock signals.




Fig. 5. Shift Register with Latches, Delay Circuits, and a Pulsed Clock Signal. (a) Schematic. (b) Waveforms.

A 4-bit sub shifter register consists of five latches and it performs shift operations with five non-overlap delayed pulsed clock signals (CLK_pulse<1:4> and CLK_pulse<T>). In the 4-bit sub shifter register #1, four latches store 4-bit data (Q1-Q4) and the last latch stores 1-bit temporary data (T1) which will be stored in the first latch (Q5) of the 4-bit sub shifter register #2. Fig. 6(b) shows the operation waveforms in the proposed shift register.





Fig. 6. Proposed Shift Register. (a) Schematic. (b) Waveforms.

The numbers of latches and clock-pulse circuits change according to the word length of the sub shift register. Selected by considering the area, power consumption, speed.

A. Area Optimization

The area optimization can be performed as follows. When the circuit areas are normalized with a latch, the areas of a latch and a clock-pulse circuit are 1 and α_A , respectively. The total area becomes $(\alpha_A \times (K + 1) + N \left(1 + \frac{1}{K}\right))$. The optimal $K (= \sqrt{N/\alpha_A})$ for the minimum area is obtained from the first-order differential equation of the total area ($0 = \alpha_A - N/K$). An integer for the minimum area is selected as a divisor of $\sqrt{N/\alpha_A}$, which is nearest to $\sqrt{N/\alpha_A}$.

B. Power Optimization

The power optimization is similar to the area optimization. The power is consumed mainly in latches and clock-pulse circuits. Each latch consumes power for data transition and clock loading. When the circuit powers are normalized with a latch, the power consumption of a latch and a clock-pulse circuit are 1 and α_p , respectively. The total power consumption is also $(\alpha_p \times (K + 1) + N \left(1 + \frac{1}{K}\right))$. An integer for the minimum power is selected as a divisor of $\sqrt{N/\alpha_p}$, which is nearest to $\sqrt{N/\alpha_p}$.

C. Chip Implementation:

The maximum clock frequency in the conventional shift register is limited to only the delay of flip-flops because there is no delay between flip-flops. Therefore, the area and power consumption are more important than the speed for selecting the flip-flop. The proposed shift register uses latches instead of flip-flops to reduce the area and power consumption.

IV. CONCLUSION

This paper proposed a low-power and area-efficient shift register using pulsed latches. The shift register reduces area and power consumption by substituting flip-flops with pulsed latches. The timing problem between pulsed latches is solved using multiple non-overlap delayed pulsed clock signals as an alternative of a single pulsed clock signal.

REFERENCES

- [1] Xiaowen Wang, and William H. Robinson, "A Low-Power Double Edge Triggered Flip-Flop with Transmission Gates and Clock Gating" IEEE Conference, pp 205-208, 2010.
- [2] Phaedon Avouris, Joerg Appenzeller, Richard Martel, and Shalom J. Wind. "Carbon nanotube electronics". Proceedings of the IEEE, 91(11):1772–84, November 2003.
- [3] Fabien Pregaldiny et al., "Design Oriented Compact Models for CNTFETs", IEEE Trans. Elec. dev., 2006.
- [4] "Flop Based on Signal Feed-Through Scheme" International Journal of Advanced Research in Electronics and

- Communication Engineering (IJARECE) Volume 3, Issue 11, November 2014.
- [5] Manojkumar Nimbalkar, Veeresh Pujari "Design of low power shift register using implicit and explicit type flip flop", Vol 05, Article 05357 June 2014
- [6] S. Heo, R. Krashinsky, and K. Asanovic, "Activity-sensitive flip-flop and latch selection for reduced energy," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 9, pp. 1060–1064, Sep. 2007.
- [7] S. Naffziger and G. Hammond, "The implementation of the next generation 64 bit titanium microprocessor," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2002, pp. 276–504.
- [8] H. Partovi et al., "Flow-through latch and edge-triggered flip-flop hybrid elements," IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 138–139, Feb. 1996.
- [9] E. Consoli, M. Alioto, G. Palumbo, and J. Rabaey, "Conditional push-pull pulsed latch with 726 fJops energy delay product in 65 nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2012, pp. 482–483.