

# Physical Design Implementation of OpenMSP430 Using Different Approaches

Nagella Jyothsna<sup>#1</sup>, Dr.T.Lalith Kumar<sup>\*2</sup>

<sup>#</sup>P.G. Student, Professor.

Annamacharya Institute of technology and sciences, Department of ECE Kadapa, Andhra Pradesh, India

Received Date: 11 May 2020

Revised Date: 01 June 2020

Accepted Date: 04 June 2020

## Abstract

Due to rapid growth in electronics and communication engineering, VLSI plays an essential role in the mechanization of distinct steps about the design and forgery of the VLSI chips. In this paper, we appraised the openMSP430 module in which lower technologies such as 45nm, 180nm, 350nm, and 500nm are investigated from RTL to GDSII. The design's core area is being considered up to 0.7 with high accomplishment, with the concern of clock frequency 404.85 MHz with a significant reduction of 3440736  $\mu\text{m}^2$  die area. Primarily the design is being optimized for 500nm net-list, later it has been carried over lower technologies (350nm, 180nm, 45nm) with the enhancement of PPA (performance, power, and area) are improved as scheme towards lower strategies by open source tools such as the proton, open STA and Q-flow

**Keywords** - Synthesis; floor-planning; placement; physical design, routing

## I. INTRODUCTION

Despite Intel's inaugurated for more than 3-decades across the 1980s, the openMSP430 is one of the most prominent general purpose use microcontrollers that are in use today. Numerous peddlers have expanded microcontrollers, appeals of openMSP430 have huge in technical areas, robotics, and telecommunications.

The microcontroller convened by Texas relatively in today's technology. The device is a 16-bit processed under nanometer technology. To enhance the microcontroller's attainment, we have enacted the circuit optimization on the device by open source tools as proton and Q-flow.

We here present the adaption from net-list to final GDS-II. We ascertained the model by synthesizing RTL codes by CMOS technology by redesigning the layout of the chip. The design performance can be enhanced by minimizing the die at the chip by evaing the power consumption using different tech processes.

## II. METHODOLOGY

Order to formulate a complete chip from its preliminary stage is a problematic task. The RTL codes from synthesis, which includes STA, and accomplishes under the front end. After the offspring net-list from synthesis, then it follows by floor-planning to final routing falls under back end process. Even though the process is common, some of these vary from technology to technology as the chip's enhancement takes place.

### A. Synthesis

To curtail the design turn-around moment, we procure openMSP430, which equivalents to 16-bit extracted from YOSYS source code. The process of converting RTL codes to net-list is synthesis. The accomplishment of design checks compiles the codes. The design with a 500nm technology library is being synthesized with a clock frequency of 404.82 MHz and die area to be feeblest. Once the design passes all the specifications and design checks, then the gate level net-list is yielded, which is expected to develop the design's layout.

### B. Floorplanning

Floor-planning is crucial that is interpreted after formulating a net-list in the synthesis. The core utilization ratio sets the core area and routing area of the standard cells with the applicable values. The standard cells are fairly placed once the floor plan is formulated without any optimization. The tool guides the phase of placement to place the cells in an orderly fashion.

The valuable part of the VLSI is power planning after the floor plan. In power planning, the power nets, power rings, and power straps are formulated to the top metals of the design such that power will be ratifying through supply provided to the cells along power rails which are used to build the standard cells known as power network which is used to assess the current and resistance or I.R. drop



**C. Placement and Routing**

Placement is the successive stage after the floor plan, which is pursued after PNS. The performance, power, area (PPA), and timing optimizations also check CTS maintained by the EDA tool. At this stage, the cells are positioned in their respective places, which are assessed with timing and congestions for violations. If any violations are found during this phase, they are stored based on clocks in which optimization and CTS are accomplished until they are controlled. The standard cells are to be placed in legal locations with no overlaps. By CTS, the cells are placed on timing optimizations to build clock nets for all clock pins and macros. Skew should be as minimal as possible with a reduction in insertion delays.

The tool acquires routing once the placement is completed. The placed cells are routed to pertain to all the nets such that no open and shorts of nets should present while routing. The tool tries to route nets in order to connect all the cells. The DRC rules are honored at this phase to rectify the violations such as spacing, length, and width between the routed cells. We should revert to floor planning, placement, and routing to resolve the offenses that ensued in DRC; some of the violations are perceived by the ECO route.


**D. Physical verification**

Physical verification is the final stage in which CTS and final area analysis are aimed before the GDSII file. Antenna check is another important parameter that is used to prevent the damage of the chip during manufacturing. LVS is perpetrated to distinguish the physical layout with the schematic and optimized gate-level net-list. It is mandatory to get the final GDS in order to fabricate a chip.


**III. RESULTS AND DISCUSSION**

The below Fig-1 illustrates the floor plan of openMSP430. In the proposed floor plan, the 0.7 area utilization is utilized with a die area of 3591144µm<sup>2</sup>. From the diagram below, the blue color represents the standard cells; the black color represents the macros such as memories, flip-flops; the white color represents the cells that the area left for routing during the routing stage.


The layout of the design is being illustrated in the fig-2, 3. The design layout is being done if all the cells are placed in their respective places without any violations. The step CTS is being performed while routing in which filler cells are being used in the design while empty spaces are present at the time of routing in order to avoid the violations; at this phase, buffers are also added in order to reduce the wire delay at the time of routing.



**Fig 1: proposed floor plan of openMSP430**



**Fig -2: Final Layout of Openmsp430**



**Fig -3: Centre of the Layout Of Openmsp430**

The fig-4 diagram represents the power report of the openMSP430 in terms of milliwatts with the significant reduction of channel length in which the significant switching speed of the logic components and less power are required to turn on transistors. The power here is considered with macros and standard cells. The chip can be minimized by placing the

standard cells carefully at the time of routing and optimization.

Group	Internal Power	Switching Power	Leakage Power	Total Power
Sequential	9.79e-02	2.89e-03	3.75e-07	1.01e-01 37.5%
Combinational	1.26e-01	4.21e-02	6.39e-07	1.68e-01 62.5%
Macro	0.00e+00	0.00e+00	0.00e+00	0.00e+00 0.0%
Pad	0.00e+00	0.00e+00	0.00e+00	0.00e+00 0.0%
Total	2.24e-01 83.3%	4.50e-02 16.7%	1.01e-06 0.0%	2.69e-01 100.0%

Fig -4: Final Power Report of Openmsp430

The below table-1 illustrates the assessment of different lower technologies with power, performance, and area

TABLE 1

Comparison Power, Performance and area of lower technologies in openMSP430

Technology (nm)	Power(Watts)	Performance(Hz)	Area(μm <sup>2</sup> )
45	2.32*10 <sup>-3</sup>	2.32G	27774
180	2.13*10 <sup>-2</sup>	714.2 M	399016
350	1.10*10 <sup>-1</sup>	471.6 M	1596064
500	3.19*10 <sup>-1</sup>	404.85 M	3591144

IV. CONCLUSIONS

This document has eventually inferred that the configuration of openMSP430 can be considerably strengthened by synthesizing the RTL codes from YOSYS using nanometer technology libraries with variant technology sizes. We were able to diminish the die area up to 277774μm<sup>2</sup> and enhanced clock frequency up to 2.32 GHz, which is found to be 10% power analysis with 70% utilization in the execution and optimization of openMSP430 derivatives.

V. REFERENCES

- [1] Peter Marveled, "Embedded System Design," science publishers, 2007
- [2] Raj kamal "Embedded system architecture, programming, and design," TMH publications, second edition 2008
- [3] Ahmad, I., Ho, Y.K., Mali's, B.Y., 2006. "Fabrication and Characterization of a 0.14 μm CMOS Device using ATHENA and ATLAS Simulators". Semiconductor Physics, Quantum Electronics & Optoelectronics, Volume 9(2), pp. 40–44.
- [4] Arsenal, S., 2013. "Sun Tracking System with Microcontroller 8051". International Journal of Scientific and Engineering Research, Volume 4(6), pp. 2998–3001 R. Nicole, "Title of paper with the only first word capitalized," J. Name Stand. Abbrev. In press
- [5] Chang, K.L., Chang, J.S., Gwen, B.H., Chong, K.S., 2013. "Synchronous-logic and Asynchronous-logic 8051 Microcontroller Cores for Realizing the Internet of Things: A Comparative Study on Dynamic Voltage Scaling and Variation Effects". IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Volume 3(1), pp. 23–34
- [6] Iozzi, F., Sayonara, S., Morella, A.J., Fanucci, L. 2005. 8051 CPU Core Optimization for Low Power at Register Transfer Level. 2005 Ph.D. Research in Microelectronics and Electronics, July, Volume 2, pp. 178–181.