

Design of an Alphanumeric Symbol Encoder Circuit using Quantum Dot Cellular Automata

Ratna Chakrabarty¹, Anisha Paul², Ankita Majumder³
 Department of Electronics and Communication Engineering,
 Institute of Engineering and Management, Kolkata, India

Abstract :

For the last few decades Complementary Metal-Oxide Semiconductor (CMOS) has replaced NMOS and PMOS for implementing high speed ICs for its less power consuming characteristics and has become industrial standard for implementing Very Large Scale Integrated (VLSI) circuits. In recent days CMOS technology is being scaled into nanometer level to achieve higher switching speed, higher complexity, smaller circuit size and smaller power consumption. CMOS technology imposes unavoidable limitations after scaling into nanometer level such as subthreshold leakage current, short channel effects, high fabrication costs and interconnect delay etc. and therefore, the outcome is not satisfactory. To solve this many alternative technologies has been proposed in last few years among which QCA has been proved to be most promising technology. A lot of digital circuits have been designed using QCA which includes encoder also. In this paper an alphanumeric symbol encoder circuit is designed using QCA technology. The QCA circuit has been simulated in QCADesigner tool.

Keywords — Quantum dot cellular automata, alphanumeric symbol, encoder, kink energy.

I. INTRODUCTION

Message encoding is a very important technique in communication system. Encoding can be defined as a process by which data in one format can be converted into some other format. In character encoding process a series of characters or symbols can be converted to a specialized format for various purposes like data storage, data transmission (textual data), data computation etc. Encoding of textual data also provides the advantage of data encryption because it will be difficult for any unauthorized party to intercept the encoded message. In this paper design of a new kind of alphanumeric symbol encoder circuit has been introduced. This circuit will encode an alphanumeric symbol into a series of binary bits depending on some encoding scheme. This design comprises of two types of encoding scheme; part I: Binary to BCD and part II: BCD to Excess 3 including encoding of the carry bit generated from part I. QCA technology design approach is presented here. For implementing VLSI circuits CMOS technology has become a standard but when CMOS is being scaled down to nanometer level to achieve

more switching speed, the power consumed by the circuit is huge and is undesirable. QCA technology is a very promising solution to this problem as it provides low power consumption and smaller circuit size and higher switching speed at the same time [1]-[3]. Unlike digital logic where a certain range of voltage or current represents binary 1 or 0, QCA technology uses position of electrons in quantum dots of a QCA cell to represent binary values [3].

II. BACKGROUND OF QCA

A. QCA Basics

A QCA cell is a fundamental unit of a QCA device having four quantum dots in it with two excess electrons. Each of the electrons is free to tunnel between dots within one cell, as they are confined in that cell [3]-[5]. Electrostatic repulsion between these two electrons will result into only two stable states for each cell as shown in Fig. 1 [1]. One of them represents binary '1' and other one to represent binary '0' [6], [7]. The state of a cell is also termed as polarization. In this paper polarization +1 has been chosen to represent logic 1 and polarization -1 to represent logic 0. QCA cells are placed one after another to form an array like structure which are the building blocks of a QCA circuit [4],[8],[9]. Information through the array is being passed using Columbic interaction between the cells [1],[4],[10]. In digital logic AND OR NOT are the basic gates, but in QCA technology the main operator is a 3 input majority gate [11] (shown in Fig. 2) which is used to implement the basic 2-input AND and 2-input OR gate as shown in Fig. 3 [3]. Another important operator is QCA inverter that can be implemented in various ways but in the current design a two cell inverter (shown in Fig. 4) has been used. In this paper the alphanumeric symbol encoder circuit is designed based on these basic QCA logic gates only. The proposed circuit has a great potential in reducing the power consumption in information processing system and can trigger higher digital applications in QCA [3],[5].




Fig. 1 (a) Basic QCA Cell (b) Basic QCA Cell with the Two Possible Ground-State Polarizations




Fig. 2 (a) QCA Majority Gate (b) Majority Gate Symbol




Fig. 3 QCA Implementation of (a) 2-Input AND Gate (b) 2-Input OR Gate




Fig. 4 QCA Inverter

III. DESIGN OF ALPHANUMERIC SYMBOL ENCODER CIRCUIT: PART I

Alphanumeric is an amalgamation of alphabetic and numeric characters which describes the range of Latin letters and Arabic digits or a text constructed from this range. In this paper an alphanumeric symbol is being encoded to a series of binary digits using two different encoding schemes.

Every alphanumeric symbol has a corresponding Hex Value and Hex values can easily be represented with binary digits. In the part I of this design binary representation of Hex values are converted to a valid BCD number in a different way.

A. PART I: Binary to BCD Code Converter

Each alphanumeric symbol has a Hex value. Each hex digit is represented with binary numbers and can be converted to a valid BCD number as shown in Table 1.

Table I : Truth Table of Binary to BCD Code Conversion

Binary Code				BCD Code				
D	C	B	A	B ₄	B ₃	B ₂	B ₁	B ₀
0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	1
0	0	1	0	0	0	0	1	0
0	0	1	1	0	0	0	1	1
0	1	0	0	0	0	1	0	0
0	1	0	1	0	0	1	0	1
0	1	1	0	0	0	1	1	0
0	1	1	1	0	0	1	1	1
1	0	0	0	0	1	0	0	0
1	0	0	1	0	1	0	0	1

1	0	1	0	1	0	0	0	0
1	0	1	1	1	0	0	0	1
1	1	0	0	1	0	0	1	0
1	1	0	1	1	0	0	1	1
1	1	1	0	1	0	1	0	0
1	1	1	1	1	0	1	0	1

Here [D C B A] represents the binary number and [B₄ B₃ B₂ B₁ B₀] represents the valid BCD number. After doing the K-map simplification, the following was found;

B₄=DC+DB;
 B₃=DC'B';
 B₂=D'C+CB;
 B₁=DCB'+D'B; B₀=A

The QCA implementation of the circuit using this logic has been shown in Fig. 5. Only basic gates like AND, OR, NOT gates has been used.

B. QCA Implementation

QCA implementation of basic gates like AND, OR, NOT has been shown in Fig. 3 and Fig. 4. Following that convention the circuit using the logic mentioned above has been implemented in QCA technology using QCADesigner software. The final QCA implementation of Binary to BCD code converter circuit has been shown in Fig. 5. The circuit is designed with minimum area where minimum number of cells is required.




Fig. 5 QCA Implementation of Binary to BCD Code Converter Circuit.

C. Output

Let the word to be encoded is 'IEM'. Input of Part I is represented by [D C B A] and output is represented by [B₄ B₃ B₂ B₁ B₀]. Input and output of Part I is shown in Table 2 below.

Table II: Input and Output of Part I

Alphan umeric Symbol	Hex Value	Hex Digit	Input				Output				
			D	C	B	A	B ₄	B ₃	B ₂	B ₁	B ₀
I	49	4	0	1	0	0	0	0	1	0	0
		9	1	0	0	1	0	1	0	0	1

E	45	4	0	1	0	0	0	0	1	0	0
		5	0	1	0	1	0	0	1	0	1
M	4D	4	0	1	0	0	0	0	1	0	0
		D	1	1	0	1	1	0	0	1	1

D. Simulation Results

The simulation result of binary to BCD code converter circuit in Fig. 6 shows the values of output bits B₄ to B₀ as mentioned in the Table 2.




Fig. 6 Simulation Results of Binary to BCD Code Converter Circuit for the Input word ‘IEM’

E. Automatic Layout Generation of Binary to BCD Code Converter Circuit

The Binary to BCD code converter circuit layout can be generated automatically using MVSIS tool. MVSIS stands for multi-valued SIS (Sequential Interactive Synthesis) and it is a logic synthesis tool for combinational and sequential circuits, which improves conventional binary logic synthesis with capabilities related to multi-value logic. Automatic layout generation process will save a lot of time when compared to designing the circuit from scratch through cell by cell. The input file to MVSIS tool contains a program that uses the logic expressions for the circuit. The tool produces a QCA file where the layout is generated automatically [12]. The layout for Binary to BCD converter circuit generated through this process is shown in Fig. 7.



Fig. 7 Automatically Generated Layout for Binary To BCD Code Converter

IV. DESIGN OF ALPHANUMERIC SYMBOL ENCODER CIRCUIT: PART II

A. PART II: BCD to Excess 3 Code Converter

Output of part I represent the BCD code for each alphanumeric symbol in a different way. This BCD code excluding the MSB bit can be converted to an excess 3 code using the truth table shown in Table 3.

Here [B₃ B₂ B₁ B₀] represents the BCD code where as [A₃ A₂ A₁ A₀] represents the excess 3 code. After doing the K-map simplification the following expressions were found.

$$\begin{aligned}
 A_3 &= B_3 + B_2 \cdot (B_1 + B_0), \\
 A_2 &= B_2' \cdot (B_1 + B_0) + B_2 \cdot (B_1 + B_0)', \\
 A_1 &= B_1 \cdot B_0 + (B_1 + B_0)', \\
 A_0 &= B_0'
 \end{aligned}$$

Table III : Truth Table for BCD to Excess-3 Code Conversion

BCD Code				Excess-3 Code			
B ₃	B ₂	B ₁	B ₀	A ₃	A ₂	A ₁	A ₀
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

B. PART IIA: Encoding the MSB Bit (B₄) in the Output BCD Code of Part I

The MSB bit B₄ in the output BCD code of part I is also encoded to a 4 bit number [A₇ A₆ A₅ A₄] following the excess-3 code logic. If B₄ bit is 0 then it is encodes as ‘0011’ which is the binary equivalent of 3(0+3=3) and if B₄ bit is 1 then it is encodes as ‘0100’ which is the binary equivalent of 4(1+3=4) So B₄ bit is encoded using the truth table shown in Table 4. The circuit diagram using this logic has been shown in Fig. 8.

Table IV : Truth Table for Encoding the MSB Bit B₄

Input Bit(B ₄)	Output
0	0011
1	0100

Circuit Diagram using Basic Gates:




Fig. 8 Encoding of the MSB bit B4

C. QCA Implementation

QCA implementation of basic gates like AND, OR, NOT has been shown in Fig. 3 and Fig. 4. Following that convention the circuit using the logic mentioned above has been implemented in QCA technology using QCADesigner software. The final QCA implementation of BCD to Excess-3 code converter circuit has been shown in Fig. 9. The circuit is designed with minimum area where less number of cells is required.




Fig. 9 QCA Implementation of BCD to Excess-3 Code Converter Circuit

D. Output

Output of Part I represented by $[B_4 B_3 B_2 B_1 B_0]$ is fed as the input of Part II. $[B_3 B_2 B_1 B_0]$ is converted to excess-3 code $[A_3 A_2 A_1 A_0]$. B_4 bit is encoded as $[A_7 A_6 A_5 A_4]$. So output of Part II is represented by $[A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0]$. Input and output of Part II is shown in Table 5.

Table V : Input and Output of Part II

INPUT					OUTPUT							
BCD CODE					Encoded B ₄ Bit				Excess-3 Code			
B ₄	B ₃	B ₂	B ₁	B ₀	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
0	0	1	0	0	0	0	1	1	0	1	1	1
0	1	0	0	1	0	0	1	1	1	1	0	0

0	0	1	0	0	0	0	1	1	0	1	1	1
0	0	1	0	1	0	0	1	1	1	0	0	0
0	0	1	0	0	0	0	1	1	0	1	1	1
1	0	0	1	1	0	1	0	0	0	1	1	0

E. Simulation Results

The simulation result shows the values of output bits A_7 to A_0 as mentioned in the Table 5. This also shows the simulation result of the final circuit as mentioned in Fig. 12.




Fig. 10 Simulation Results of BCD to Excess-3 Code Converter Circuit for the input word 'IEM'

F. Automatic Layout Generation of BCD to Excess-3 Code Converter Circuit

The layout for BCD to Excess-3 code converter circuit also can be generated automatically using MVSIS tool [12] in the similar way as mentioned in section 3.5. The generated layout is shown in Fig. 11.




Fig. 11 Automatically Generated Layout for BCD to Excess-3 Code Converter

V. DESIGN OF ALPHANUMERIC SYMBOL ENCODER CIRCUIT: COMBINING BOTH PART

A. QCA Implementation of Both Part I and Part II Together




Fig. 12 QCA Implementation of Both Part Combined

B. End Result

Final output for encoding of the word ‘IEM’ where each letter is an alphanumeric symbol is shown in Table 6 below.

Alpha numeric Symbol	Input to Part I				Output of Part I and Input of Part II				Output of Part II								
	D	C	B	A	B ₄	B ₃	B ₂	B ₁	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
I	0	1	0	0	0	0	1	0	0	0	0	1	1	0	1	1	1
	1	0	0	1	0	1	0	0	1	0	0	1	1	1	1	0	0
E	0	1	0	0	0	0	1	0	0	0	0	1	1	0	1	1	1
	0	1	0	1	0	0	1	0	1	0	0	1	1	1	0	0	0
M	0	1	0	0	0	0	1	0	0	0	0	1	1	0	1	1	1
	1	1	0	1	1	0	0	1	1	0	1	0	0	0	1	1	0

Table VI : Encoding of the Word ‘Iem’

C. Complexity and Area of QCA Structures

Complexity, area and latency are calculated for the QCA circuits mentioned in this paper and shown in Table 7 below.

Table VII : Complexity and Area of Qca Structures

QCA Structure	Complexity	Area	Latency
Part I in Fig. 5	428 cells	1.24 μm ²	1.75
Part I in Fig. 7	1587 cells	7.08 μm ²	6.25
Part II in Fig. 9	292 cells	0.89 μm ²	1.25
Part II in Fig. 11	1658 cells	6.90 μm ²	7.25
Circuit in Fig. 12	950 cells	3.08 μm ²	4.25

VI. KINK ENERGY CALCULATION

To prove that proposed design is robust and stable kink energy of the circuit is calculated which is defined as the energy cost of two different neighbouring cells. Kink energy does not depend upon the temperature variation of the QCA cells but depends upon the spacing between two adjacent cells [13]. Table 8 shows output bit’s kink energy for various input combinations. From the calculation it is observed that output is a steady one as there is not any significant fluctuation of energy for a particular combination.

To calculate the kink energy the following formula is used [14]-[19]:

$$U = \frac{k \times Q_1 \times Q_2}{r}$$

Where U is the kink energy, k is a constant value and $k = 1 / (4\pi\epsilon_0\epsilon_r) = 9 \times 10^9$ [15]-[18]. Q₁ and Q₂ are charges of the two electrons for which the energy is being calculated and r is the distance between them. By putting the values of k, Q₁ and Q₂

$$k \times Q_1 \times Q_2 = 9 \times 10^9 \times 1.6 \times 10^{-19} \times 1.6 \times 10^{-19} = 23.04 \times 10^{-29}$$

In this paper kink energy is calculated for those cells which are responsible for determining the output. Output bit B₄ from Part I is taken as an example. The output portion for B₄ bit is shown in Fig. 13. Here input bits are taken as 1 0 1 but energy can be calculated in similar way for other combinations also. At first kink energy is calculated between each of the electrons (shown as e₁, e₂, e₃, e₄, e₅, e₆, e₇, e₈, e₉, e₁₀, e₁₁, and e₁₂) with electron ‘x’ [14] in the Fig. 13. Then these kink energies are summed up and denoted as U_{T1}. Similar process is followed for electron ‘y’ and the kink energy is denoted as U_{T2}. Total kink energy for bit B₄ is calculated as:

$$U_T = U_{T1} + U_{T2}$$

For this calculation it is assumed that all cells are identical having square shape whose each side has a length 18nm. Inter cell spacing for two adjacent cells is assumed to be 2nm.




Fig. 13 Kink Energy Calculation for bit B4

Calculations for electron x in Fig. 13	Calculations for electron y in Fig. 13
$U_1 = (23.04 \times 10^{-29}) / (26.91 \times 10^{-9}) \approx 0.86 \times 10^{-20} \text{ (J)}$	$U_1 = (23.04 \times 10^{-29}) / (38 \times 10^{-9}) \approx 0.61 \times 10^{-20} \text{ (J)}$
$U_2 = (23.04 \times 10^{-29}) / (2 \times 10^{-9}) \approx 11.52 \times 10^{-20} \text{ (J)}$	$U_2 = (23.04 \times 10^{-29}) / (26.9 \times 10^{-9}) \approx 0.86 \times 10^{-20} \text{ (J)}$
$U_3 = (23.04 \times 10^{-29}) / (42.05 \times 10^{-9}) \approx 0.55 \times 10^{-20} \text{ (J)}$	$U_3 = (23.04 \times 10^{-29}) / (20 \times 10^{-9}) \approx 1.15 \times 10^{-20} \text{ (J)}$
$U_4 = (23.04 \times 10^{-29}) / (20 \times 10^{-9}) \approx 1.15 \times 10^{-20} \text{ (J)}$	$U_4 = (23.04 \times 10^{-29}) / (18.11 \times 10^{-9}) \approx 1.27 \times 10^{-20} \text{ (J)}$
$U_5 = (23.04 \times 10^{-29}) / (18.11 \times 10^{-9}) \approx 1.27 \times 10^{-20} \text{ (J)}$	$U_5 = (23.04 \times 10^{-29}) / (20 \times 10^{-9}) \approx 1.15 \times 10^{-20} \text{ (J)}$
$U_6 = (23.04 \times 10^{-29}) / (20 \times 10^{-9}) \approx 1.15 \times 10^{-20} \text{ (J)}$	$U_6 = (23.04 \times 10^{-29}) / (42.05 \times 10^{-9}) \approx 0.55 \times 10^{-20} \text{ (J)}$
$U_7 = (23.04 \times 10^{-29}) / (43.86 \times 10^{-9}) \approx 0.52 \times 10^{-20} \text{ (J)}$	$U_7 = (23.04 \times 10^{-29}) / (58 \times 10^{-9}) \approx 0.38 \times 10^{-20} \text{ (J)}$
$U_8 = (23.04 \times 10^{-29}) / (22 \times 10^{-9}) \approx 1.05 \times 10^{-20} \text{ (J)}$	$U_8 = (23.04 \times 10^{-29}) / (43.86 \times 10^{-9}) \approx 0.52 \times 10^{-20} \text{ (J)}$
$U_9 = (23.04 \times 10^{-29}) / (60.73 \times 10^{-9}) \approx 0.38 \times 10^{-20} \text{ (J)}$	$U_9 = (23.04 \times 10^{-29}) / (40 \times 10^{-9}) \approx 0.58 \times 10^{-20} \text{ (J)}$
$U_{10} = (23.04 \times 10^{-29}) / (40 \times 10^{-9}) \approx 0.58 \times 10^{-20} \text{ (J)}$	$U_{10} = (23.04 \times 10^{-29}) / (28.42 \times 10^{-9}) \approx 0.81 \times 10^{-20} \text{ (J)}$
$U_{11} = (23.04 \times 10^{-29}) / (28.42 \times 10^{-9}) \approx 0.81 \times 10^{-20} \text{ (J)}$	$U_{11} = (23.04 \times 10^{-29}) / (40 \times 10^{-9}) \approx 0.58 \times 10^{-20} \text{ (J)}$
$U_{12} = (23.04 \times 10^{-29}) / (40 \times 10^{-9}) \approx 0.58 \times 10^{-20} \text{ (J)}$	$U_{12} = (23.04 \times 10^{-29}) / (60.73 \times 10^{-9}) \approx 0.38 \times 10^{-20} \text{ (J)}$
$U_{T1} = \sum U_i = 20.42 \times 10^{-20} \text{ (J)}$	$U_{T2} = \sum U_i = 8.84 \times 10^{-20} \text{ (J)}$
$U_T = U_{T1} + U_{T2} = 29.26 \times 10^{-20} \text{ (J)}$	

In similar way kink energies for other bits are calculated. For each bit two types of input combinations have been taken.

Table VIII : Kink Energy Calculation

Bit	Input Combination	Output	Kink Energy (10^{-20} (J))
B ₄	1,0,1	1	29.26
	0,0,1	0	29.26
B ₃	0,0,1	0	29.26

PART I	1,0,1	1	29.26	
	B ₂	1,0,0	0	30
		0,0,0	0	19.41
B ₁	1,1,0	1	29.5	
	0,1,0	0	29.26	
B ₀	1	1	6.47	
	0	0	6.47	
A ₇	0,1,0	0	29.26	
	0,0,0	0	19.41	
A ₆	1	1	6.47	
	0	0	6.47	
A ₅ , A ₄	1	0	5.55	
	0	1	5.55	
PART II	A ₃	0,0,1	0	29.26
		0,1,1	1	29.26
A ₂	1,1,0	1	29.5	
	1,1,1	1	19.65	
A ₁	1,0,1	1	29.26	
	0,0,1	0	29.26	
A ₀	1	0	5.55	
	0	1	5.55	

VII. CONCLUSION AND FUTURE SCOPE

This paper represents a design of alphanumeric symbol encoder circuit based on QCA logic design. The circuit designed with QCADesigner provides a new functional platform for information encoding. In a communication system any message which contains alphanumeric symbols can be encoded by using this circuit and then can be transmitted to provide information security. This design is implemented using minimum number of QCA cells, lesser clock delays and reduced area which will provide high-speed computing, high-density application. To check the robustness of the circuit kink energy or the energy cost calculation is done, which proves the designed coder gives a stable output. This paper also describes a layout generator circuit which will generate automatically the required design in QCA environment after programming. Layout consists of more number of cells compare to the design by using QCADesigner tool. So in future it is aimed to reduce the number of cells in layout design.

ACKNOWLEDGMENT

The authors would like to thank Dr. Amlan Chakrabarti, Professor & Head, A.K. Choudhury School of I.T., University of Calcutta, for his continuous guidance and valuable suggestions throughout this research.

REFERENCES

[1] Firdous Ahmad, Ghulam Mohiuddin Bhat, Peer Zahoor Ahmad, "Novel Adder Circuits Based on Quantum-Dot Cellular Automata (QCA)". Circuits and Systems, Volume 5, page 142-152, 2014. <http://dx.doi.org/10.4236/cs.2014.56016>

[2] J. Iqbal, F. A. Khanday, and N. A. Shah, "Efficient Quantum Dot Cellular Automata (QCA) Implementation of Code Converters". Communications in Information Science

- and Management Engineering, Vol. 3 Iss. 10, PP. 504-515, Oct. 2013.
- [3] Anisur Rahman, Md. Ahsan Habib, Ali Newaz Bahar, and Ziaur Rahman, "Novel Design of BCD to Excess-3 Code Converter in Quantum Dots Cellular Automata (QCA)". Global Journal of Researches in Engineering: F. Electrical and Electronics Engineering. Volume 14 Issue 4 Version 1.0, Year 2014, Online ISSN: 2249-4596 & Print ISSN: 0975-5861
- [4] Wolfgang Porod, Craig S. Lent, Gary H. Bernstein, Alexei O. Orlov, Islamshah Amlani, Gregory L. Snider and James L. Merz, "Quantum-dot cellular automata: computing with coupled quantum dots". International Journal of Electronics, VOL. 86, NO. 5, pp. 549-590, Year 1999. ISSN 0020-7217 print/ISSN 1362-3060 online.
- [5] Md. Anisur Rahman, Fatema Khatun, Angona Sarkar and Md. Fazlul Huq, "Design and Implementation of Feynman Gate in Quantum-dot Cellular Automata (QCA)". IJCSI International Journal of Computer Science Issues, Vol. 10, Issue 4, No 1, July 2013. ISSN (Print): 1694-0814 | ISSN (Online): 1694-0784. www.IJCSI.org.
- [6] C. S. Lent, P. Tougaw, and W. Porod, "Bistable saturation in coupled quantum dots for quantum cellular automata". Appl Phys Lett 62:714, Year 1993.
- [7] C. S. Lent, P. D. Tougaw, "A device architecture for computing with quantum dots". Proc. IEEE, 1997, 85(4):541–557
- [8] Dr. E. N. Ganesh, "Implementation of programmable logic devices in Quantum Cellular Automata Technology". GESJ: Computer Science and Telecommunications, Volume 31, No.2, Year 2011. ISSN 1512-1232.
- [9] Islamshah Amlani, Alexei O. Orlov, Gregory L. Snider, Craig S. Lent, and Gary H. Bernstein, "Demonstration of a functional quantum-dot cellular automata cell". J. Vac. Sci. Technology B. Volume 16, No.6, Nov/Dec 1998.
- [10] Firdous Ahmed, G. M. Bhat, "Novel Code Converters Based on Quantum-dot Cellular Automata (QCA)". International Journal of Science and Research (IJSR). Volume 3, Issue 5, May 2014.
- [11] P. D. Tougaw, C. S. Lent, "Logical devices implemented using quantum cellular automata". J Appl Phys 75(3):1818–1825, Year 1994.
- [12] The GitHub website. [online]. Available: <https://github.com/TiagoTT/qca-1g>
- [13] R. Chakrabarty, D. Dey, A. Khan, C. Mukherjee, and S. Pramanik, "Effect of temperature and kink energy in multilevel, digital circuit using quantum dot cellular automata". In: Proceeding of 5th International Conference CODEC2012, Dec 2012.
- [14] R. Farazkish, "A new quantum-dot cellular automata fault-tolerant full-adder". J Comput Electron, Year 2015, DOI: 10.1007/s11051-014-2259-8
- [15] R. Chakrabarty, A. Khan, "Design of a fault free inverter circuit using minimum number of cells and related kink energy calculation in quantum dot cellular automata". In: Proceeding of 1st International Conference IC3A2013, Jan 2013, pp 369–373
- [16] A. Khan, R. Chakrabarty, "Design of ring and Johnson counter in a single reconfigurable logic circuit in quantum dot cellular automata". Int J Comput Sci Technol, Year 2012, 4(1):363–367
- [17] A. Khan, R. Chakrabarty, "Novel Design of High Polarized Inverter Using Minimum Number of Rotated Cells and Related Kink Energy Calculation In Quantum dot Cellular Automata". In: International Journal of Soft Computing and Engineering, Year 2013, 3(1):165-169, ISSN: 2231-2307
- [18] A. Khan, R. Chakrabarty, and D. De, "Static hazard elimination for a logical circuit using quantum dot cellular automata". In: Microsystem Technologies, Microsystem Technol, Year 2016, DOI: 10.1007/s00542-016-3057-2 (ISSN 0946-7076)
- [19] K. Navi, A. M. Chabi, S. Sayedsalehi, "A Novel Seven Input Majority Gate in Quantum-dot Cellular Automata". In: International Journal of Computer Science Issues, Year 2012, 9(1):84-89 , ISSN (Online): 1694-0814