

Original Article

ANFIS Control of PV Tied Grid System with Multi-Carrier PWM-Based Modular 5-Level Converter

K. Praveena¹, Katragadda Swarnasri²

¹Department of EEE, Acharya Nagarjuna University, Guntur, Andhra Pradesh, India,

²Department of EEE, RVR & JC College of Engineering, Guntur, India.

¹Corresponding Author : praveena.eee123@gmail.com

Received: 23 October 2022

Revised: 28 November 2022

Accepted: 11 December 2022

Published: 25 December 2022

Abstract - A grid-tied PV module with a Modular Multilevel Converter (MMC) is introduced in this work, which is highly preferred in various applications since it has high modularity and easy scalability. A PV output fluctuates, causing it to be unable to deliver stable DC voltage. So the multi-carrier PWM (MCPWM) method is employed to regulate an appropriate Modular 5 level converter (M5LC) that enhances the voltage. The ANFIS controller has been implemented to generate a reference signal and for the purpose of producing gating pulses for M5LC; this signal is compared to the carrier signals of MCPWM. A grid through three-phase VSI, which transforms DC voltage to AC voltage, functions as a converter's output voltage. A Reactive power compensation is made possible by employing the ANFIS regulator to manage the switches of the three-phase VSI. It results in reducing the total harmonic distortion (THD). The entire scheme is verified by MATLAB simulink.

Keywords - Modular 5 level Converter, PV module, Half Bridge Sub Module (HBSM), Grid synchronization and ANFIS controller.

1. Introduction

The usage of PV-based power generation is actually high in recent days since it is environmentally friendly, static in structure and cost-effective. The issues in existing methods and technological advancements are the two major factors which have initiated the application of solar PV-based energy generation systems [1], [2]. The solar arrays are generally linked in series-parallel to satisfy the requirement of inverter voltage in PV systems [3]. In general, there are two types of PV systems, including standalone and grid-connected, among which the former consumes a huge amount of money since it includes a battery. In contrast, the latter is highly cost-effective, so it is recommended in various applications [4]. Due to climatic conditions and fluctuations, tracking maximum power from a PV panel is difficult. So many MPPT methods are employed to extricate maximum power from the PV module [5].

Different DC-DC converters are used to improvise an output voltage of a PV module. Initially, a boost converter is utilized to increase the fluctuating voltage of the PV panel. Still, it causes a sudden increase in input current and the occurrence of high power loss during switching [6], [7]. A buck-boost converter is employed to enhance voltage in the system, which operates in both the buck and boost modes [21]. Though it has a dual mode function, it fails to increase the voltage ratio in the broader range, which is overcome by the utilization of CUK and SEPIC converters. These converters have provided ripple-free

current with improved system performance, but the obtained voltage of these converters is insufficient for PV power generation [9, 10].

Employing multilevel converters, including cascaded H Bridge (CHB) and diode clamped cascaded are emerged to avoid the specified issues of other existing converters, among which the diode clamped multilevel converter assists in removing the problems of partial shading and in reducing the distortions in voltage. In contrast, the CHB converter improves the PV battery system's Electro Magnetic Compatibility (EMC), and Cascaded Multilevel Converter achieves maximum power in unbalanced and partial shading conditions [11-13]. Despite having a lot of benefits, these converters are only useful in low- and medium-power operations. Hence modular multilevel converters are highly capable of working in high-power applications. Among various modular multilevel converters, modular multilevel matrix converters and Hexverter are generally used, which produce optimal output with high switching loss [22]. A modular 5-level converter is proposed to overcome this drawback in this work.

To control the converter, different modulation methods are utilized. According to the converter's switching frequency, the modulation techniques of grid-linked CHB converter are categorized as low-frequency and high-frequency modulation methods. Under the low-frequency modulation technique uses Selective harmonic



removal PWM (SHE-PWM), which regulates the harmonic spectrum of voltage and current. Under the high-frequency modulation method, phase shift PWM (PS-PWM) is utilized, which minimizes coupling inductance and increases efficiency [15-17]. The Space vector PWM is instigated to regulate an output voltage in a grid-tied PV system, in which an LC filter is used to limit the harmonics [23]. Due to its simplicity and easy instigation, The MMC is controlled using multi-carrier PWM methods in this study. The MMC comprises two different topologies, including a two-level submodule and a multilevel submodule, where HBSM and full bridge submodule (FBSM) are variants of multilevel submodules [19]. In this study, HBSM is utilized because the cost and power loss of MMC-based HBSM are lower than FBSM. To attain grid synchronization, the PI controller is utilized in prevailing systems, but it takes a long time to track the reference signal of voltage source inverters [VSI] [25]. Thus in this present study, ANFIS is employed to control the grid power in PV tied grid system since it owns fast learning capacity.

This study describes the ANFIS regulation of a PV-tied grid system using a modular 5-level PWM-based converter. The M5LC provides the constant DC voltage of the PV panel with the MCPWM technique. The ANFIS

controller is implemented to control the grid power. A detailed explanation of the modeling of the PV panel, modeling of MMC, modeling of MCPWM technique, modeling of ANFIS controller, modeling of LC filter design and modeling of the synchronization of 3Φ VSI grid are given below.

2. Proposed Control Scheme

Normally, a PV module provides variable DC voltage, so it is necessary to improve a voltage as constant, for which a M5LC is employed since it has easy scalability and high power application. Figure 1 denotes the schematic representation of a grid-connected PV module with an M5LC control system.

A 3Φ M5LC with HBSM is employed in this PV system, and two SM are linked in series with a switching rate of 1KHz for each phase, which is then linked to a grid through a 3Φ VSI. A multi-carrier PWM method is employed to manage M5LC, maintaining DC voltage as constant and converting it to AC voltage at an output before supplying it via three-phase VSI to the grid. Synchronization of a grid occurs, and the THD has been decreased by using the ANFIS controller, which generates a reference signal analogized with a multi-carrier PWM carrier signal.




Fig. 1 Representation of control scheme

3. Modelling of Proposed System

3.1. PV Panel

Owing to the simplicity and precision, the single diode model with ohmic losses is commonly used to describe the electrical characteristics of the PV system. This system includes a current source, diode and series of parallel resistors, in which the current source is controlled by solar radiation. In Figure 2, a circuit model of this system has been illustrated.




Fig. 2 An equivalent circuit of the Photovoltaic module

A terminal current in a cell is expressed as,

$$I = I_{sun} - I_o \left[\exp\left(\frac{V+R_s I}{V_t \alpha}\right) + 1 \right] - \frac{V+R_s I}{R_{sh}} \quad (1)$$

The PV current produced by the sun is directly proportional to irradiance G , which is expressed as,

$$I_{sun} = \left(\frac{G}{G_{STC}}\right) (I_{sun-ref} + \Delta K_i T) \quad (2)$$

Where I_{sun} denotes the photocurrent of the PV cell, which is directly proportional to irradiance and temperature, I_o denotes the diodes inverse saturation current, V_t denotes the thermal voltage, which is expressed as $V_t = N_s K T / q$, R_s denotes the series resistance and R_{sh} denotes the shunt resistance.

3.2. Modular Multilevel Converter

A Modular Multilevel Converter (MMC) is certain for this study for its unique characteristics like high modularity and easy scalability. A MMC with $(2N + 1)$ voltage levels is generated by connecting a PV module with a capacitor and HBSM. Here, an MMC of five levels are utilized, and two SM are linked in each phase.

3.3. Operating Principle of the MMC

In a 3 Φ MMC, each phase unit comprises two multivalves, and each multivalve contains N number of SM, which are linked in series, as illustrated in Figure 3. The HBSM contains two switches (T_1, T_2) and a capacitor C , which are associated in parallel, as illustrated in Figure 4. Under normal working mode, only one switch is turned ON, in which the direction of current flow is dependent on the charging or discharging of the capacitor. Depending on the current direction, neither the IGBT nor the freewheeling diode starts conducting when only one switch is turned ON. Three possible switching modes of MMC like T_1 ON or inserted mode, T_2 OFF or bypassed mode and blocked mode are performed as follows,




Fig. 3 Circuit layout of 3 Φ MMC




Fig. 4 Representation of submodule

- During the state of T_1 ON, the switch T_2 is OFF. The output voltage of SM V_{SM} equalizes the capacitor voltage V_C and if the multivalve current is positive, it charges or discharges the capacitor.
- During the state of T_2 ON, the switch T_1 is OFF. The output voltage of SM V_{SM} is equivalent to zero and capacitor voltage V_C is kept constant. Here the capacitor is neither charged nor discharged.
- During the blocked mode, the switches T_1 and T_2 are in OFF state, and so the freewheeling diode starts conducting. If the current is positive, the capacitor gets charged, but if it is ideal, the capacitor is not discharged.

3.4. Mathematical Modeling of the MMC

The converter with an infinite switching frequency and an infinite number of SM per multivalve is illustrated in Figure 5.




Fig. 5 Equivalent circuit of a phase leg

Apply KCL in the above circuit,

$$i_U + i_L = i_V \quad (3)$$

$$i_U = I_{S1} + i_{diff} \quad (4)$$

$$i_L = I_{S2} - i_{diff} \quad (5)$$

Where i_U denotes the current in the upper multivalve, i_L denotes the current in the lower multivalve, i_V denotes the output AC current, i_{diff} denotes the circulating current, i.e. $i_{diff} = \frac{i_U - i_L}{2}$.

Substitute equations (4) & (5) in (3)

$$i_V = I_{S1} + i_{diff} + I_{S2} - i_{diff} = I_{S1} + I_{S2} \quad (6)$$

The difference between the two multivalve currents is expressed as,

$$i_U - i_L = I_{S1} + i_{diff} - (I_{S2} - i_{diff}) = I_{S1} - I_{S2} + 2i_{diff} \quad (7)$$

If the converter contains N number of SM per multivalve, the bypassed N number of SM is defined as $n_m = 0$, the inserted N number of SM is defined as $n_m = 1$, and then the obtainable voltage in a multivalve m is expressed as,

$$U_{Cm} = n_m U_{Cm}^\Sigma \quad (8)$$

Where U_{Cm}^Σ denotes the multivalve total capacitor voltage and $m = U, L$.

The sum of the two insertion indexes is equal to 1, which is expressed as,

$$n_U + n_L = 1 \quad (9)$$

Where n_U denotes the upper multivalve insertion index on the range $[0, 1]$ and n_L denotes lower multivalve insertion index on the range $[0, 1]$.

Apply KVL in Figure 5,

$$\frac{U_D}{2} - n_U U_{CU}^\Sigma - U_V - \left(R i_{diff} + L \frac{di_{diff}}{dt} \right) - L_{grid} \frac{di_V}{dt} = R I_{S1} + L \frac{di_{S1}}{dt} \quad (10)$$

$$-\frac{U_D}{2} + n_L U_{CL}^\Sigma - U_V + R i_{diff} + L \frac{di_{diff}}{dt} - L_{grid} \frac{di_V}{dt} = R I_{S2} + L \frac{di_{S2}}{dt} \quad (11)$$

Assume,

$$I_{S1} = I_{S2} \quad (12)$$

Combine this assumption with $U_V = U_V$ in equations (11) & (12),

$$U_D - n_U U_{CU}^\Sigma - n_L U_{CL}^\Sigma = 2 \left(R i_{diff} + L \frac{di_{diff}}{dt} \right) \quad (13)$$

Where U_D denotes DC pole-to-pole voltage. The perfectly balanced case is denoted as $U_{CU}^\Sigma = U_{CL}^\Sigma = U_D$, which represents the circulation of current that is not perfectly balanced with the multivalve voltages. If the deviation from $U_D = 0$, the steady-state value of $i_{diff} = 0$.

Using equation (12) on equations (6) & (7), it is expressed as,

$$I_{S1} = I_{S2} = \frac{i_V}{2} \quad \& \quad i_{diff} = \frac{i_U - i_L}{2} \quad (14)$$

By using $\frac{U_D}{2} = \frac{U_D}{2}$ in equations (10) & (11), it is expressed as,

$$R(i_U + i_L) + L \frac{d(i_U + i_L)}{dt} + 2L_{grid} \frac{di_V}{dt} + 2U_V = n_L U_{CL}^\Sigma - n_U U_{CU}^\Sigma \quad (15)$$

The expression for

$$L' = \frac{L}{2} + L_{grid} \quad (16)$$

From Equation (3),

$$U_V = \frac{1}{2} (n_L U_{CL}^\Sigma - n_U U_{CU}^\Sigma) - \frac{R}{2} i_V - L' \frac{di_V}{dt} \quad (17)$$

The sum of capacitor voltages of the upper and lower multivalve is denoted by $U_{C_U}^\Sigma$ and $U_{C_L}^\Sigma$ respectively and U_V denotes output AC voltage.

From equation (17), it is noted that the U_V depends upon the output current i_V and the difference between two multivalves voltages is $s n_U U_{C_U}^\Sigma$ and $n_L U_{C_L}^\Sigma$. Here, the difference between $n_U U_{C_U}^\Sigma$ and $n_L U_{C_L}^\Sigma$ is regarded as inner alternating voltage, which is denoted as e_V .

$$e_V = \frac{1}{2}(n_L U_{C_L}^\Sigma - n_U U_{C_U}^\Sigma) \quad (18)$$

$$U_V = e_V - \frac{R}{2} i_V - L' \frac{di_V}{dt} \quad (19)$$

Equation (17) is rewritten in terms of the dq reference frame as well as the Laplace domain, which is expressed as,

$$v_d = e_{v_d} - \left(\frac{R}{2} + sL'\right) i_d - \omega L' i_q \quad (20)$$

$$v_q = e_{v_q} - \left(\frac{R}{2} + sL'\right) i_q - \omega L' i_d \quad (21)$$

Equations (20) & (21) are the output AC voltages in terms of the dq reference frame.

3.5. Modeling of Multicarrier PWM (MCPWM) Technique

To control M5LC, the MCPWM is used because of its easiness and simple instigation, and this control scheme minimizes the THD of output voltage. In M5LC, the MCPWM produces high-quality output waveform, and the carrier signals are generated based on level shifted and phase shifted with the carrier frequency of f_c . The carrier signals in the level shifted use triangular signals covering the range of the produced converter's output voltage, which has the same amplitude and frequency. A phase shift is implemented between carrier signals to enhance the converter's performance. The amplitude and time values are calculated using the following equations.

$$A_{k+1} = \sum_{k=1}^{(n-1)/2} A_k - \frac{4A_1}{n-1} \quad (22)$$

$$A_{k+1} = \sum_{k=(n+1)/2}^n A_k + \frac{4A_1}{n-1} \quad (23)$$

$$T_k = \frac{k-1}{(n-1)f} \quad (24)$$

Where k denotes any positive integer value.

3.6. Generation of Multicarrier Signals

By analogizing reference signals with carrier signals and gating pulses are produced. A modulating signal's peak-to-peak amplitude ratio A_{ref} to the peak to peak n number of the amplitude of carrier signals A_c is known as the amplitude modulation index m_a .

$$m_a = \frac{A_{ref}}{n A_c} \quad (25)$$

A ratio of required carrier signal frequency f_c to the frequency of modulating signal, f_m is known as the frequency modulation index m_f .

$$m_f = \frac{f_c}{f_m} \quad (26)$$

Control diagram for pulse generation has been illustrated in Figure 6. An analogization between the reference and carrier signals occurs at each period. Whenever a reference signal with positive carriers is greater than zero, the characters "1" or "0" are generated, whereas "-1" or "0" are obtained when it is higher than zero with negative transfers. The positive and negative sequence of pulses is expressed as,

$$P^+ = \begin{cases} 1, & \text{if } M \geq C_r^+ \\ 0, & \text{if } M < C_r^+ \end{cases} \quad (27)$$

$$P^- = \begin{cases} -1, & \text{if } M \geq C_r^- \\ 0, & \text{if } M < C_r^- \end{cases} \quad (28)$$




Fig. 6 Control diagram for pulse generation

The input of the comparator and the output signal is illustrated in Figure 7.




Fig. 7 The waveform of comparator input and output signals

The predicted output signal E is produced by adding the output signals of the comparator, and this E is utilized to operate the switch S . The logic switching modes of the switches are expressed as,

$$S = \begin{cases} 1 & \text{if } E = k \\ 0 & \text{otherwise; where } k = +(n-1)/2 \text{ to } -(n-1)/2 \end{cases} \quad (29)$$

The M5LC switches are controlled by the pulses using a multi-carrier PWM approach, which reduces the THD of the converter's output voltage.

3.7. Modeling of ANFIS Controller

ANFIS, a combination of fuzzy and neural network approaches, produces a reference signal. An analogization of obtained signals with MCPWM carrier signals is performed to generate gating pulses of 3Φ VSI, which results in achieving the grid synchronization of the PV-tied grid system. The ANFIS has fast learning capacity and high accuracy in solving nonlinear or complex issues.

This method is a rule-based fuzzy logic, the rules created during the data-based training process. From the training samples of this process, the membership function variables of FIS in ANFIS are attained. Mamdani and Sugeno are the frequently used FISs, among which sugeno's output participation function is neither linear nor constant, whereas mamdani's output membership function is triangular, Gaussian, etc. Comparatively, the Sugeno-type FIS is more effective than the Mamdani-type FIS, so it is utilized in this study. The ANFIS Architecture is illustrated in Figure 8.




Fig. 8 ANFIS Architecture

Assume x and y as two inputs to describe the architecture of ANFIS. The first-order fuzzy model of Sugeno has two fuzzy *if-then* rules, which are stated as,

Rule1: If x is A_1 and y is B_1 , then $f_1 = p_1x + q_1y + r_1$,

Rule2: If x is A_2 and y is B_2 , then $f_2 = p_2x + q_2y + r_2$,

Where A_i and B_i denotes the fuzzy sets, f_i denotes the output, p_i, q_i and r_i denotes the variables of design, which are calculated during the process of training.

The ANFIS structure consists of five layers, which are described in the subsequent part, in which O_i^j denotes the output of the i th node and the j th layer.

Layer 1: Each node denotes a node function, which is expressed as,

$$O_i^1 = \mu_{A_i}(x), \quad \text{for } i = 1, 2 \quad (30)$$

Where x denotes the input to the i th node, A_i denotes the linguistic label, which is distinguished by the appropriate membership functions.

Layer 2: By means of multiplication, each node computes the firing strength of a rule, which is expressed as,

$$O_i^2 = w_i = \mu_{A_i}(x) * \mu_{B_i}(y), \quad i = 1, 2 \quad (31)$$

Layer 3: The previous layer's firing strengths are normalized to differentiate the firing strengths of each rule from whole firing strengths of whole regulations, which is expressed as,

$$O_i^3 = \bar{w}_i = \frac{w_i}{w_1 + w_2}, \quad i = 1, 2 \quad (32)$$

Layer 4: A contribution of i th rule to the overall output is computed by node i , which is expressed as,

$$O_i^4 = \bar{w}_i * f_i = \bar{w}_i(p_i * x + q_i * y + r_i) \quad (33)$$

Layer 5: The overall output is computed by the single node as the whole contribution from each rule, which is expressed as,

$$O_i^5 = \sum_i \bar{w}_i * f_i = \frac{\sum_i w_i * f_i}{\sum_i w_i} \quad (34)$$

Thus, using ANFIS, grid power is controlled by the generation of 3Φ VSI gating sequence and reduces the THD.

3.8. Modeling of Three-phase Grid Synchronization

The output of 5-level MMC is attained as a constant DC voltage, which is converted into AC through a 3Φ VSI. A structure of a three-phase grid-connected VSI has been demonstrated in Figure 9.

ANFIS controller generates three-phase VSI gating pulses and controls grid power. Voltage, frequency and phase angle are the major factors in the process of attaining grid synchronization. In a 3Φ system, the phase-locked loop (PLL) is normally installed in a synchronously rotating reference frame (SRF) to simplify the structure of the loop filter. The use of SRF PLL prevents nonlinear loads from causing variations in the grid voltage. For an estimation of grid voltage, it yields phase angle and accurate frequency. Thus, it results in grid synchronization and a decrease in THD.




Fig. 9 3Φ grid connected VSI

3.9. Modeling of LC Filter Design

A 5% phase current at rated power AC current ripple and inductance on the inverting input are selected to build an LC filter. The voltage across an inductive filter is also 0 when the grid current is considered to be zero, which is expressed as,

$$V_L = V_{inv} - V_g \quad (35)$$

Where the voltage across the inductor is depicted as V_L , an output voltage of the inverter is represented as V_{inv} and V_g denotes the grid voltage.

A grid frequency f_N is lesser than switching frequency f_s and so the phase voltage depends on the switching frequency f_s . During switching time T_s , the normal value of inverter output voltage V_{av} is described as constant. With the utilization of the phase disposition PWM switching technique, peak to peak filter inductor current value (I_{pp}) has been expressed as,

$$\Delta I_{pp} = 2I_{rpm} = \frac{V_{dc} - V_{av}}{L_f} \cdot \frac{d_1}{f_s} \quad (36)$$

Where, the filter inductance is denoted as L_f and the duty cycle is denoted as d_1 . During the interval $0 < \omega t < \pi$, it is expressed as,

$$V_{av}(\omega t) = d_1(\omega t) \frac{V_{dc}}{2} \quad (37)$$

$$d_1(\omega t) = m_a \sin(\omega t) \quad (38)$$

Where the modulation index is denoted as m_a .

The maximum inductor current ripple I_{rpm} is expressed as

$$I_{rpm} = \frac{V_{dc}}{4L_f f_s} [1 - d_1(\omega t)] d_1(\omega t) = \frac{V_{dc}}{4L_f f_s} [1 - m_a \sin(\omega t)] m_a \sin(\omega t) \quad (39)$$

Assume $m_a = 1$, at $\pi/6, 5\pi/6$, a maximum value of I_{rpm} is obtained as $1/4$.

$$L_f = \frac{V_{dc}}{16f_s \Delta I_{ph(max)}} \quad (40)$$

Thus a value of the inverter side inductor is chosen based on the switching frequency.

To choose a filter's capacitance, a power factor fluctuation that may be observed by a grid must be set at 5%. An overall system impedance base (Z_B) is determined from a capacitance variation specified as,

$$Z_B = \frac{v_G^2}{P_{AV}/3} \quad (41)$$

$$C_B = \frac{1}{\omega_N Z_B} = \frac{1}{2\pi f_N Z_B} \quad (42)$$

Where line-to-line rms voltage has been denoted as v_G , active power as rated is indicated as P_{AV} and frequency of the grid is signified as ω_N .

4. Results and Discussions

In this present study, the reference signal is generated by the ANFIS controller, and M5LC has been employed to ameliorate the fluctuating output of PV. The carrier signals

of MCPWM, which are used to produce gating sequences for both the converter and inverter, are analogized with generated signal presently represented. With the utilization of the ANFIS controller, the M5LC is controlled, and the DC voltage is retained as constant. The three-phase VSI, which synchronizes a grid by converting DC to AC voltage, transmits the DC output of M5LC to the grid. MATLAB software has been employed to simulate the suggested control method. In Table 1, the suggested system's specifications are described.

Table 1. Specifications of the proposed system

Components	Ratings/specifications
No. of panels	15
Sum of series cells	36
Area of the cell	125mm × 31.25mm
Range of temperature	-40 to 85° C
Maximum Voltage	1000 V
Operating Voltage	16.8 V
Operating Current	5.8 A
LC Filter	4.5mH/10µF
Frequency of Switching	20KHz
Grid frequency	50Hz






Fig. 10 Solar irradiation waveform




(a)




(b)

Fig. 11 Waveforms for (a) Photovoltaic panel voltage, (b) Current of Photovoltaic panel

A waveform of solar irradiation is depicted in Figure 10. Due to temperature fluctuations, initially, irradiation was set at 980 W/m^2 during a time period 0 to 0.1 s and after 0.1 s, irradiation reaches 1000 W/m^2 .



(a)



(b)

Fig. 12 (a) The voltage waveform of the MMC low-frequency converter (b) Voltage waveform of the MMC high-frequency converter

According to Figures 11, (a), and (b), voltage and current waveforms of a photovoltaic panel have been exhibited correspondingly. A waveform is a clear voltage

that is in a fluctuating state in the beginning, but after the time of 0.18s, it remains constant at the voltage of 200V.

The Voltage waveforms of low and high-frequency MMC converters are presented in Figure 12 (a) & (b). The voltage achieved for the MMC LF converter ranges from 0 to 400V. For the MMC HF converter, the voltage has been obtained between 0 to +400V and 0 to -400V. It consists of five levels, among which 2 levels are positive, 2 levels are negative side, and 1 level is zero.

Considering Figure 13 (a) and (b), voltage and current in an inverter have been depicted, respectively. After 4 seconds, harmonics are eliminated with the support of M5LC, as shown in the current waveform, after the harmonics had initially appeared.




Fig. 13 (a) Inverter voltage waveform (b) Current waveform of the inverter





Fig. 14 (a) Grid voltage (b) current waveform

Considering Figure 14 (a) and (b), grid voltage and current have been shown. A waveform included harmonics at an early stage, but after 4 s, the harmonics were removed using the M5LC technique and transformed to sinusoidal.




Fig. 15 (a) Real and (b) Reactive power waveform




Fig. 16 Grid current THD using ANFIS controller




Fig. 17 THD comparisons for grid current

In Figure 15 (a) & (b) a, real and reactive power waveforms have been demonstrated. Both waveforms initially exhibit a fluctuation, which is eliminated by using the M5LC-based ANFIS controller. As shown in the graph, the compensation occurs after the time of 5 s.

ANFIS controller has been employed to depict a grid current THD. Considering Figure 16, the grid current THD for the ANFIS controller is 4.07%.

In Figure 17, grid current THD is illustrated for comparison. As shown in the comparison, an ANFIS performs better than Fuzzy and PI controllers with a low THD for grid current of 4.07%.

5. Conclusion

This paper explains an M5LC-based grid-integrated PV system with enhanced PV module voltage. The proposed converter is controlled by the MCPWM technique, which retains the DC voltage as constant. ANFIS controller generates a reference signal compared to an MCPWM carrier signal. DC output of the converter is converted into AC voltage with the assistance of 3 Φ VSI and then given to the grid, through which the grid synchronization and reactive power compensation are achieved. ANFIS performs better when the grid current THD is less than 4.07%. The proposed control scheme is validated through MATLAB software.

References

- [1] U. K. Kalla et al., "Adaptive Control of Voltage Source Converter Based Scheme for Power Quality Improved Grid-Interactive Solar PV–Battery System," *IEEE Transactions on Industry Applications*, vol. 56, no. 1, pp. 787-799, 2020. *Crossref*, <https://doi.org/10.1109/TIA.2019.2947397>
- [2] N. Kumar et al., "Least-Logarithmic-Absolute-Difference-Based Control Algorithm and Learning-Based InC MPPT Technique for Grid-Integrated PV System," *IEEE Transactions on Industrial Electronics*, vol. 66, no. 11, pp. 9003 – 9012, 2019. *Crossref*, <https://doi.org/10.1109/TIE.2018.2890497>
- [3] O. Khan, and W. Xiao, "An Efficient Modeling Technique to Simulate and Control Submodule-Integrated PV System for Single-Phase Grid Connection," *IEEE Transactions on Sustainable Energy*, vol. 7, no. 1, pp. 96 – 107, 2016. *Crossref*, <https://doi.org/10.1109/TSTE.2015.2476822>
- [4] F. U. Nazir et al., "Enhanced SOGI Controller for Weak Grid Integrated Solar PV System," *IEEE Transactions on Energy Conversion*, vol. 35, no. 3, pp. 1208 – 1217, 2020. *Crossref*, <https://doi.org/10.1109/TEC.2020.2990866>
- [5] A. Bag, B. Subudhi, and P. K. Ray, "A Combined Reinforcement Learning and Sliding Mode Control Scheme for Grid Integration of a PV system," *CSEE Journal of Power and Energy Systems*, vol. 5, no. 4, pp. 498 – 506, 2019. *Crossref*, <https://doi.org/10.17775/CSEEJPES.2017.01000>
- [6] F. M. Alhuwaishel et al., "A Medium-Voltage DC-Collection Grid for Large-Scale PV Power Plants with Interleaved Modular Multilevel Converter," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 8, no. 4, pp. 3434 – 3443, 2020. *Crossref*, <https://doi.org/10.1109/JESTPE.2019.2934736>
- [7] D. Yamaguchi, and H. Fujita, "A New PV Converter for a High-Leg Delta Transformer Using Cooperative Control of Boost Converters and Inverters," *IEEE Transactions on Power Electronics*, vol. 33, no. 11, pp. 9542 – 9550, 2018. *Crossref*, <https://doi.org/10.1109/TPEL.2018.2791343>
- [8] CH Venkata Ramesh, and A Manjunatha, "Compensation of Reactive Power in Grid- Connected Solar PV Array System Using STATCOM and Fixed Capacitor Bank," *International Journal of Engineering Trends and Technology*, vol. 69, no. 10, pp. 128-136, 2021. *Crossref*, <https://doi.org/10.14445/22315381/IJETT-V69I10P216>

- [9] J. C. S. dos Morais, J.L.S. de Morais, and R. Gules, "Photovoltaic AC Module Based on a Cuk Converter with a Switched-Inductor Structure," *IEEE Transactions on Industrial Electronics*, vol. 66, no. 5, pp. 3881 – 3890, 2019. *Crossref*, <https://doi.org/10.1109/TIE.2018.2856202>
- [10] M. Veerachary, "Power Tracking for Nonlinear PV Sources with Coupled Inductor SEPIC converter," *IEEE Transactions on Aerospace and Electronic Systems*, vol. 41, no. 3, pp. 1019 – 1029, 2005. *Crossref*, <https://doi.org/10.1109/TAES.2005.1541446>
- [11] S. Busquets-Monge et al., "Multilevel Diode-Clamped Converter for Photovoltaic Generators with Independent Voltage Control of Each Solar Array," *IEEE Transactions on Industrial Electronics*, vol. 55, no. 7, pp. 2713 – 2723, 2008. *Crossref*, <https://doi.org/10.1109/TIE.2008.924011>
- [12] Z. Wang et al., "Design and Analysis of a CHB Converter Based PV-Battery Hybrid System for Better Electromagnetic Compatibility," *IEEE Transactions on Magnetics*, vol. 48, no. 11, pp. 4530 – 4533, 2012. *Crossref*, <https://doi.org/10.1109/TMAG.2012.2198912>
- [13] F. V. Amaral et al., "Operation of a Grid-Tied Cascaded Multilevel Converter Based on a Forward Solid-State Transformer Under Unbalanced PV Power Generation," *IEEE Transactions on Industry Applications*, vol. 54, no. 5, pp. 5493 – 5503, 2018. *Crossref*, <https://doi.org/10.1109/TIA.2018.2827002>
- [14] CH Venkata Ramesh, and A Manjunatha, "A Bi-LSTM and GRU Hybrid Neural Network with BERT Feature Extraction for Amazon Textual Review Analysis," *International Journal of Engineering Trends and Technology*, vol. 70, no. 5, pp. 131-144, 2022. *Crossref*, <https://doi.org/10.14445/22315381/IJETT-V70I5P215>
- [15] A. Moeini et al., "A Hybrid Phase Shift-Pulse width Modulation and Asymmetric Selective Harmonic Current Mitigation-Pulse width Modulation Technique to Reduce Harmonics and Inductance of Single-Phase Grid-Tied Cascaded Multilevel Converters," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 12, pp. 10388 – 10398, 2020. *Crossref*, <https://doi.org/10.1109/TIE.2019.2959499>
- [16] M. S. A. Dahidah, G. Konstantinou, and V. G. Agelidis, "A Review of Multilevel Selective Harmonic Elimination PWM: Formulations, Solving Algorithms, Implementation and Applications," *IEEE Transactions on Power Electronics*, vol. 30, no. 8, pp. 4091–4106, 2015. *Crossref*, <https://doi.org/10.1109/TPEL.2014.2355226>
- [17] A. Moeini, H. Zhao, and S. Wang, "Improve Control to Output Dynamic Response and Extend Modulation Index Range with Hybrid Selective Harmonic Current Mitigation-PWM and Phase-Shift PWM for Four-Quadrant Cascaded H-Bridge Converters," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 9, pp. 6854 – 6863, 2017. *Crossref*, <https://doi.org/10.1109/TIE.2017.2686339>
- [18] KhaLai Lai, Danh Hoang Dang, and XuanMinh Tran, "Modeling and Control the Grid-Connected Single-Phase Photovoltaic System," *SSRG International Journal of Electrical and Electronics Engineering*, vol. 4, no. 6, pp. 42-47, 2017. *Crossref*, <https://doi.org/10.14445/23488379/IJEEE-V4I6P110>
- [19] Y. W. Orc et al., "A Review of Modular Multilevel Converters for Stationary Applications," *MDPI Journal of Applied Science*, vol. 10, no. 21, pp. 7719, 2020. *Crossref*, <https://doi.org/10.3390/app10217719>
- [20] M. Usharani et al., "An Optimized Deep Learning Model Based PV Fault Classification for Reliable Power Generation," *SSRG International Journal of Electrical and Electronics Engineering*, vol. 9, no. 9, pp. 23-31, 2022. *Crossref*, <https://doi.org/10.14445/23488379/IJEEE-V9I9P103>
- [21] Q. Huang et al., "High-Efficiency and High-Density Single-Phase Dual-Mode Cascaded Buck–Boost Multilevel Transformerless PV Inverter with GaN AC Switches," *IEEE Transactions on Power Electronics*, vol. 34, no. 8, pp. 7474 – 7488, 2019. *Crossref*, <https://doi.org/10.18231/2454-9150.2018.0070>
- [22] D. Karwatzki, and A. Mertens, "Generalized Control Approach for a Class of Modular Multilevel Converter Topologies," *IEEE Transactions on Power Electronics*, vol. 33, no. 4, pp. 2888 – 2900, 2018. *Crossref*, <https://doi.org/10.1109/TPEL.2017.2703917>
- [23] S. A. Ravindra, S. M. Ravindra, and K.K. More, "Design and Analysis of Grid-Connected Photo-Voltaic System by Using Different PWM Techniques for Inverter Control," *IEEE PES/IAS PowerAfrica*, pp. 1 – 4, 2020. *Crossref*, <https://doi.org/10.1109/PowerAfrica49420.2020.9219922>
- [24] J. Shirisha et al., "Deep Learning-Based Image Processing Approach for Irradiance Estimation in MPPT Control of Photovoltaic Applications," *SSRG International Journal of Electrical and Electronics Engineering*, vol. 9, no. 9, pp. 32-37, 2022. *Crossref*, <https://doi.org/10.14445/23488379/IJEEE-V9I9P104>
- [25] N. Dhake et al., "Grid Synchronized Voltage Source Inverter Controlled By Using PI Controller," *International Journal for Research in Engineering Application & Management (IJREAM)*, vol. 03, no. 12, pp. 160 – 162, 2018. *Crossref*, <https://doi.org/10.18231/2454-9150.2018.0070>