Original Article

Evaluating the Statistical Stability of POSIT Arithmetic and IEEE 754 Float to Accelerate Data for Detection of Breast Cancer

H. S. Laxmisagar¹, M. C. Hanumantharaju²

^{1,2}Department of Electronics and Communication Engineering, BMS Institute of Technology and Management, Bengaluru, India.

¹Corresponding Author : sagar8.hs@bmsit.in

Received: 25 July 2022

Revised: 12 September 2022

Accepted: 19 September 2022

Published: 30 September 2022

Abstract - In recent years, the researcher has focused on the hardware implementation of Floating Point Units (FPUs), which have a huge area and energy footprint. Due to their greater accuracy, speed, and simpler hardware design, Posit Arithmetic Units (PAUs) are proposed to replace IEEE 754-2008 compliant FPUs. It is important to improve existing floating-point IP cores for field-programmable gate array (FPGA) based applications. In comparison with other floating-point formats, posits number representation offers greater dynamic range and numerical accuracy. Various researchers attempted to implement a support vector machine (SVM) using hardware implemented on FPGA platforms to achieve high performance at lower power consumption and cost. As a result, the algorithm is unsuitable for embedded real-time applications. Therefore, SVM linear classifier is implemented on hardware, decreasing the latency and executing the task in real-time. This paper proposes an SVM linear classifier with pipeline architecture for fast processing in Verilog HDL using a single-precision IEEE standard 754 number format with 32-bit representation. The POSIT algorithm design is done with 24-bit representation using a software approach to determine the accuracy of prediction for the detection of Breast Cancer. The accuracy rate is computed both using software and hardware for performance evaluation. The pipelined SVM architecture is designed using Verilog HDL and synthesized using the Vivado simulation tool. The design is configured to the Xilinx KC705 Kintex-7 evaluation board for implementation.

Keywords - Breast Cancer, FPGA, IEEE 754 format, SVM, Vivado tool, Verilog HDL.

1. Introduction

Breast cancer seriously risks women's lives and health [1]. The illness is treatable in the early stages, but it is not recognized until later, which is the primary reason for the death of so many women worldwide. Breast cancer detection at an early stage is critical for successful treatment and lowering the mortality rate. In the United States, 12.15 percent of women [2] will develop this cancer during their lifetime. For the last two decades, machine-learning researchers have been improving classifier effectiveness. As a result, machine-learning research has resulted in a new generation of cutting-edge supervised machine learning [29] classification algorithms, such as SVMs.

SVMs are considered a very good supervised learning algorithm that offers cutting-edge accuracy at the cost of high computational complications [4]. On the other hand, the standard versions of the SVM algorithm are very timeconsuming and computationally intensive, presenting a challenge to investigate other hardware architectures than the CPU. It motivates the SVM to be realized on hardware platforms to attain high-performance computation at lowpower consumption and cost. Posit has various benefits over floating point numbers, including greater accuracy, a wide dynamic range, the capacity to provide results that are bitwise equal across platforms, simpler hardware, and the capacity to manage exceptions more effectively [5]. Compared to IEEE float floating point units, posit processing units require less circuitry. It is more efficient to employ low-precision posits than inexact computing methods that attempt to compensate for decreased quality of answers [6]. A wide range of applications is accelerated and performed with a substantial performance by FPGAs, proving that they are superior to other comparable platforms, such as graphics processing units (GPUs) and general-purpose processors [25]. As a result, FPGAs have become increasingly popular for realizing and accelerating SVM on hardware for lowpower embedded system applications.

Section 2 describes the literature review related to the identification of Breast cancer, SVM, IEEE 754 float, POSIT arithmetic, and FPGAs, which are necessary for understanding the suggested method for the identification of cervical cancer. Section 3 discusses the system architecture implementation with floating point multipliers and adder trees in more detail. Section 4 presents the proposed design simulation, synthesis, and implementation

in more detail. Finally, a brief conclusion and future implementation are presented in section 5.

2. Related Work

In real-time scenarios, Deep Neural Networks (DNNs) are increasingly constrained by real-time constraints, so information representation must be re-evaluated. Encoding information in a way that can be processed rapidly and represented in a hardware-friendly way is a very challenging endeavor. In recent studies, posit formats have been shown to satisfy real-time constraints better than IEEE 754 standards for floating point representations of real numbers. According to Cococcioni et al. [8], Posit-based DNNs can be activated in the same way as 32-bit floats with 16-bit down to 10 bits. Despite their lower performance, 8-bit Posits could be a good substitute for 32-bit floats due to their high speed and low storage properties.

According to Van Dam et al. [9], there are approximately 160 MPOPS for multiplication, 250 MPOPS for addition, and 180 MPOPS for accumulations. As a result, intermediate results can be rounded off without affecting decimal accuracy. For the same number of bits, posit arithmetic gives higher decimal accuracy than the IEEE floating point format. Selvathi et al. [10] proposed integrating a computerized diagnostic system for breast cancer identification onto FPGA using Artificial Neural Network (ANN). The features of the WBCD are used to train and test the Multilayer Perceptron Neural Network (MLPNN). Baez et al. [11] proposed using Xilinx SDSoCTM to optimize the HLS methodology (Software-Defined SoC (System on chip)). The multiclass SVM classifier algorithm is designed using C programming and implemented on ZC7020 (ZedBoard) and ZC7045 (ZC706) devices.

Mohammadi et al. [12] proposed hardware implementation of SVM with parallel processing using Stochastic Gradient Descent for implementation onto FPGA. Fiolhais et al. [26] proposed a fused dot product processor with exact operand arithmetic that can output an incomplete result per cycle. The processor employs a long interval accumulator with full fixed-point precision to achieve full accuracy. Bassoli et al. [14] investigated FPGA implementations of IEEE 754 floating-point adder and multiplier for fast data processing using a conventional approach and customizations to save the chip area. The binary parallel multiplier and adder, which is a digit-serial multiplier, were proposed by Louca et al. [15]. One of the most significant limitations of existing embedded FPGAs is their major hardware development effort and time-tomarket.

Author	Method	Application	Hardware	Acc. Rate	Area, Timing, and Power	Limitations
T Chandrasekaran et al., 2021 [16]	ANN based machine learning classifier	Breast Cancer Detection	Hardware- Software Co- design (CMOS-IC)	ANN=96.9%		The limited dataset has been used for training. The ANN requires a huge volume of data for proper training.
Selvathi, D et al. 2018 [17]	ANN implementation using FPGA	Breast Cancer Classification	FPGA Virtex 5 board using XILINX ISE tool	90.83%		limitation is optimization is not done, and no on-board Implementation
Batista et al. 2020 [18]	Pseudo- logarithmic number representation	Data classification	FPGA			Accuracy rate not computed Timing optimization not done Expensive multipliers with simpler adders
González- Díaz_Conti et al. 2022 [19]	ANN	Breast Cancer Detection	Xilinx Vivado 2016.1 FPGA Device: Zynq-7 ZC702		LUTs:2267 Power:1.752 W Timing:	Accuracy rate not computed Timing optimization is not done

Table 1. Summary of different methods for breast cancer detection with limitations for the WBCD dataset

Numerous researchers [20]–[23] have contributed their work to implement the SVM machine learning algorithm, which is becoming increasingly popular in research due to the promising opportunities it provides in this field. Kim et al. [28] presented an IEEE 754 single precision multiplication method to cut down on the number of logic blocks. The suggested work estimates only one of the operands and iteratively compensates for the calculation error to attain limited errors in respective applications.

Most authors proposed CAD system development for the detection of Breast cancer, and very few papers report FPGA implementation for the detection of various types of cancer. As per the literature review, no paper is found on implementing an efficient SVM classification system for the identification of Breast cancer onto FPGA. Most existing implementations other than Breast cancers are not realized on modern FPGAs board, as evident from the literature review.

3. Proposed Architecture for Faster Data Classification

3.1. System Architecture

The SVM linear classifier's proposed FPGA design is shown in Figure 3. The architecture's adder tree constructs the classification function f(X) with the bias 'b' and polynomials such as patient data and weight value. Once testing data is passed into the FPGA board, the trained model uses it to perform a classifying procedure. The results are compared using the decision function to obtain either benign or malignant.



Fig. 1 System Architecture for Classification



Fig. 2 SVM Linear Classifier Architecture

3.2. Design of BRAM Controller

The block RAM controller's design is essential to load breast cancer patient data and computed weight values using python script corresponding to each feature in Wisconsin Breast Cancer Dataset. The loaded data can be used further as input by designing a linear SVM classifier to create a training model to classify two data classes.

3.3. Computing for Linear SVM Classifier

32-bit handles the system's computations signed floating-point multipliers and adders with a single sign bit, a 23-bit mantissa, and an 8-bit exponent. The floatingpoint math packages are based on the VHDL 1164 numeric_std package and use the package's signed and unsigned arithmetic. Because the numeric_std package is well supported by simulation and synthesis tools, they are extremely efficient.

4. Experimental Results and Discussions

This study seeks to determine the most useful features in identifying malignant or normal cancer. The main objective is to discover whether breast cancer belongs to malignant or benign. Here, the standard WBCD dataset is analyzed for 569 patients with 30 best features to categorize between two data classes for the detection of Breast Cancer.

4.1. Simulation Output Waveform Analysis of Top Module of SVM Linear Classifier

The pipelined SVM architecture is designed using Verilog HDL, then synthesized by Vivado (ver. 2017.4) simulation tool. The design is implemented through translating, mapping, placing and routing, and generating a bit stream. Ultimately, it is configured to the Xilinx KC705 Kintex-7 evaluation board. Below are the simulation results for the single precision IEEE standard 754-based SVM linear classifier algorithm.

						3,800.0	00 ns															
Name	Value		. 1	3,600 r	IS	3,800 r	IS	4,000 r	4,100.0 s	<mark>100 ns</mark> 4,200 n	s	4,400 r	IS	4,600 r	IS	4,800 n	15	5,000 r	15	5,200 n	s	<mark>5,600.0</mark> 5,400 ns
> 🔧 symop[31:0]	XXXXXXXX		~~~~~	,			<u> </u>						××××	00000	<u> </u>		<u> </u>		<u> </u>			
lik dk	1												,									
) addr1[0:0]	003			001				005							00-						012	
> = addr?[0:0]	003			001		- 003	004	005		V 007		003		000	000	V 004		V 001		011	012	
addiz[5.0]	4		/	001	002	003	004	005	006	<u> </u>	008	009	00a	008	000		ove		010		012	
	1405-505440644									<u></u>							ļ					
2 ala_159.0]	41810080412014	00000	0000000	00000	418f	41a4	419d	4136	41a2	<u>4147</u>	4192	415b	4150	4147	4180	417c	4199	<u>417d</u>	415b	4168	416a	4181
> section 200	btc2c357bd5eece	00000	0000000	,	bfc2c3	57bd5ee	ce63e94	4efbbc3	b8f53e	7398ef3e	a2d83a3	3f45882c	3ecle93	d3ebf3e	473d2dd	0ef3db9	65elbfb	Balecbes	f82d43d	14554bc3	d775a56	3ccd8a
> 📲 data1[31:0]	0000000		XXXX	XXXX			0000000	<u> </u>	clda.	Clfa.	clef	c18b	clf6	c197	clde	cla6	c19e	(c197	c1c3	clc0	cle9	(clc0)
> 📢 data2[31:0]	0000000		XXXX	XXXX			0000000)	bf10	bf77	bf94	bf8d	bf47	bf5a	bf8b	bf91_	bf98	bfa7	bfal	bf79	bfac	bfa6
> 髦 data3[31:0]	0000000		XXXXX	XXXXX			0000000	,	420e	4219	4216	41b3	421c	41bf	420a	41d1_	41ca	41c2	4led	41f0	4219	41f0
> 📲 data4[31:0]	0000000		XXXXX	XXXX			0000000)	c137	c173	c15c	c08d	c16d	c0ae	c13e	c0d3	c0be	c0ae	c112	c10 f	c14d	c10f
> 🔣 data5[31:0]	0000000		XXXX	XXXXX			0000000	,	3ce6	3ca5	3cd5	3d0a	3cc3	3cf9	3cb8	3ce7_	3cf8	3ce7	3c9f	3cbd	3cbd	3ca3
> 🔣 data6[31:0]	0000000		xxxxx	XXXXX			0000000)	3db4	3eee	3450	3db8	3d2d	3d5d	3d0e	3456	3d7b	3d9c	3cad	3d28	3da0	3d02
> 🔣 data7[31:0]	0000000		XXXXX	2000X			0000000)	3e6d	3d89	3elb	3e3e	3elc	3df9	3db2	3d94_	3e12	3e33	3cd0	3d9d	3e23	(3d9d)
> 📢 data8[31:0]	0000000		xxxx	xxxx			0000000)	3d64	(3cd9)	3d46	3d23	3d21	3cfa	3ce5	(3cb9_)	3d11	3d04	3c4e	(3ccc)	3d2d	(3ca6)
> 🔣 data9[31:0]	00000000		xxxx	2000X			0000000	,	3db9	3d8a	3d9e	3dc6	3d8a	3d9f	3d89	3da7_	3db3	3d9b	3469	3d8c	3db7	(3d8d)
> 🔣 data10[31:0]	00000000		xxxx	2000X			0000000)	3b5a	3b1d	ЗЬ26	ЗЬ87	3b23	ЗЪ53	3b1f	3b4f_	3b4d	365	3b1e	ЗЪ29	3Ъ58	3b14
> 📢 data11[31:0]	0000000		xxxxx				0000000	,	3dcb_	3449	3d8a	3437	3d8c	3cf8	3d25	3458_	3ce3	3edc	3d0c	Зазь	3db1	3415
> 📲 data12[31:0]	0000000		xxxx	300X			0000000	,	bfa7_	bf87	bf91	bfd5	bf90	bfa4	bf8e.	bffe_	bfb9	c013	bfdb.	hfh5	c0a4	bfc7
> N data 13[31:0]	0000000		XXXX	xxxx		\sim	000000		c03c	hf95	hfc9	hf97	hfee	hf42	hf8h	hfa9	hf53	hf32	hf58	hf9c	c072	hf7e
> V data14[31:0]	0000000		~~~~	~~~~		\succ	0000000		40.00	4064	4090	2407	4091	V 2 4 0 7	4026	4014	2495	V 2 4 9 2	2440	4026	401-2	2601
> M data 15(31:0)	00000000		~~~~			-300.00	0 ns		4086	40.64	4050	5187	4051	5187	4026	aora.	3133	A 3133	3113	9026	4005	1,500.
	0000000		-600 ns		-400 ns		-200 ns		0 ns	hin	200 ns	l i i i i	400 ns		600 ns	hin	800 ns		1,000 r	IS I I I I I I	1,200 r	is

Fig. 3 The Output Waveform for Top Module of SVM Classifier: Depicts Data Loaded into BRAM at 3700 ns

The Simulation result of the SVM linear classifier depicts data loaded into BRAM for training to the positive edge of the clock, as shown in Figure 3. There are 30 features in the WBCD dataset, and each feature is represented with a 32-bit floating point number. So total bandwidth required to accommodate each patient's data is 960 bits wide. The simulation window shown in Figure 4 depicts pipelined adder tree operation with different stages of operation.

		5,300.000 ns																				
Name	Value						5,600.0	00 ns		5,900.0	00 ns		6,200.0	00 ns		6,500.0	00 ns		6,800.0	00 ns		
Name	value		5,200 r	s 	5,400 r	is Luuru	5,600 r	15 	5,800 r	5 	6,000 n	.s L	6,200 n	15 	6,400 r	s 	6,600 r	15 	6,800 n	s	7,000 r.	s 7
> 📲 data41[31:0]	4138fdd3	410	4111	4138	4128	412d	4154	4146	412f	413c	4125	4131	414e	4139	4142	4154	40fc	4101_	40c0	4106	416d	4154
> 📢 data42[31:0]	418cbd42	418	4119	418c	412 f	411b	4112	4153	416c	417b	412e	4118	413e	4152	416e	41c2	4113	4108	40al	4142	41ce	41b5
> 📢 data43[31:0]	3e5d92e6	3e3	3ec6	3e5d	3e94	3ec8	3f32	3e14	3ec7	3e8c	3e28	3f06	3eeb	3e34	3ea8	3e81	3e2d	3e63	3e03	3edl	3e5d	3e95
> 📢 data44[31:0]	3f223c91	3f2	3f55	3f22	3eeb	3f5b	3fd0	3e85	3f26	3fla	3ec4	3f89	3f86	3efd	3f46	3f60	3ecf	3e9a	3e23	3f80	3£0d	3f44
> 📲 data45[31:0]	3eab7837	3e8	3edf	3eab	3eb4	3ef4	3ef9	3ea5	3ed4	3eb2	3e9c	3ecb	3eed	3ea9	3ed0	3e9a	3ea6	3ebl_	3e89	3f01	3e9d	3eca
> 📢 data46[31:0]	c1df8194	0000	0000	cldf_	c201	clf8	800d	clfd.	802b	cle6	804f	8032	802c	8021	807d	clf4	800b	8034	8064	807a	8070	clfa.
> 📢 data47[31:0]	3eceb5a9	0000	0000	3ece_	3e0e	3e8e	3eb3	3e84	3e72	3e30	3e33	3e8a	3e9f	3dal	3e2a	3e9b	3e18	3e96	3e6d	3dfc	3e87	3e53 🕅
> 📲 data48[31:0]	bf8e776f	0000	0000	bf8e	bf70	bf7c	bfc2	bf7d.	bf96	bf80	bfec	bfa9…	c00c	bfcf	bfa6	c09e	bfb9	bfcb	bfaf	bfd7	bfb4	bfab
> 📲 data49[31:0]	408e52f6	0000	0000	408e	4019	3ab4	3e08	3aab	3f0d	3alf	3aa9	3eb2	3ee9	3f8d	3ab3	3b14	3f44	3e62	3f15	3a26	3a89	(3a63)
> 📲 data50[31:0]	3c6c3f03	0000	0000	3c6c	3bcl	3c33	3c9a	3c5e	3c24	3bd2	3bec	3c21	3c8b	3b8c	3c08	3cc5	3c66	3c5a	3c3c)	3bc6	3c0d	3c0f)
> 🍕 data51[31:0]	41f99428	0000	0000	41f9	41f8	41eb	418f	41d0	4195	41e9	41ab	41a4	41b3	41cd.	41ce	41db	41a9	41a5	41c6	41c6	41d8	4216
> 📲 data52[31:0]	3fcb718f	0000	0000	3fcb.	3flc	3f89	3fd8	3f53	3f9c	3f59	3f40	3f9f	4014	3ecf	3f85	3f60	3f0c	3fec.	3fcl	3f2c	3f8d	3£90 X
> 📲 data53[31:0]	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX			0000000	<		3f39	3e84	3edf	cldc	80fe	clf5	3ef9	clfa	3ed4	cle4	3e9c	3ecb	3eed	3ea9	3ed0	clfl.
> 📲 data54[31:0]	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX			0000000	<			0000000		bf35	bf4c	bf35	bf95	bf3a	bf6f	bf55	bfd6	bf87	8000	bfc5	bf91	(c095)
> 📲 data55[31:0]	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX			0000000	<			0000000		408e	401a	3c4a	3elb	3c73	3f0f	3be6	3c0b	3eb7	3ef2	3f8e	3clf	(3cd8)
> 📲 data56[31:0]	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX			000000	<			00000000		4203	41fd	41f3	419c	41d7	419f	41f0	41b1	4lae	41c6	41d0	41d6	41e2
> 💐 data57[31:0]	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX						0000000	х					3f39	3e84	3edf	cle2	bf4c	clfa.	bf2f	c200	bf05	clea.
> 📲 data58[31:0]	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX						0000000	х						0000000		4214	4208	41f3	419e	41d7	41a3	41f0
> 📲 data59[31:0]	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX									0000000	<								3£39	3e84	3edf	(008e)
¼ add_sub	1																					

Fig. 4 Simulation Waveform of Adder Tree Pipelined Operation in SVM Linear Classifier at Different Stages

4.2. Logic Synthesis of top module SVM classifier system

After synthesis and implementation, it becomes very easy to check and analyse the different metrics such as area, power, and timing. The implementation result is more accurate in evaluating the performance analysis of the system. The schematic view of the top module SVM classifier after synthesis is shown in Fig. 5.



Fig. 5 Schematic View of Top Module SVM Classifier after Synthesis

4.3. Analysis of SVM output

The obtained hexadecimal number needs to be converted into a real number for comparison to find out the classified output, whether it belongs to 'Benign' or 'Malignant.' If the SVM output is positive or equal to '0', then the decision is taken w.r.t 'Malignant.' Similarly, if the SVM output is negative or less than '0', then a decision is taken w.r.t 'Benign.' It results in more inaccuracy than only positive, negative, and '0' for classification. To overcome this problem, a confusion matrix needs to be incorporated to increase the percentage accuracy by considering true positive or negative and false positive or negative. The accurate classification rate of the proposed system is 91%. The classification accuracy can further be increased by using an exact dot product accumulator with additional hardware cost.

There is a slight improvement in accuracy percentage obtained using Posit 24-bit format to IEEE 754 floating point algorithm implementation for detecting breast cancer using the WBCD dataset. The accuracy of precision for detection of breast cancer is obtained after running software code in Java for 24-bit posit format. The accuracy obtained is about 0.9122 using the Posit 24-bit format for IEEE 754 single precision 32-bit representation. The obtained result indicates that using the Posit 24-bit format, it is possible to obtain a better accuracy of IEEE 754 single precision 32-bit representation.

Table 2. Summary of POSIT arithmetic and IEEE 754 float

Format	Representation	Accuracy
IEEE 754 float	32 bits	91%
POSIT	24 bits	91.22%
arithmetic		

The summary of performance evaluation of POSIT arithmetic and IEEE 754 float is presented in table 2.

5. Conclusion

The proposed parallel implementation of the SVM algorithm for detecting breast cancer using the Vivado simulation tool as a training system is presented. The major objective of this solution is to reach a high data processing rate to satisfy the needs of computationally demanding applications. As a result, all possible multiplications and additions were parallelized. Finally, based on interpretations using the synthesis results, it can be concluded that implementing this technique in hardware would result in significant performance enhancements over the existing methods. The simulation and synthesis results exhibit that the SVM linear classification system is more effective in fast data classification. According to experimental results with a maximum frequency of 100 MHz in linear classification, the classification accuracy of about 91% in linear one has been achieved. The accuracy obtained is about 0.9122 using the Posit 24-bit format with respect to IEEE 754 single precision 32-bit representation. The obtained result indicates that using the Posit 24-bit format, it is possible to obtain a better accuracy of IEEE 754 single precision 32-bit representation.

The FPGA implementation of the SVM linear classifier with an exact dot product accumulator improves the percentage of accuracy related to state-of-the-art. It provides more flexibility to alter the structure in the future.

Conflicts of Interest

"Laxmisagar H.S and Hanumantharaju M.C declare that there is no conflict of interest regarding the publication of this paper."

References

- J. Ferlay et al., "Cancer Statistics for the Year 2020: An Overview," Int. J. Cancer, vol. 149, no. 4, pp. 778–789, 2021. Doi: https://doi.org/10.1002/ijc.33588.
- [2] P. Mathur et al., "Cancer Statistics, 2020: Report from National Cancer Registry Programme, India," JCO Glob. Oncol., no. 6, pp. 1063–1075, 2020. Doi: 10.1200/GO.20.00122.
- [3] Dr.A.Nitesh and J.Deveesh, "Analysis and Optimization of a Floating Point Representation of a Complex Numbers using FPGA," SSRG International Journal of VLSI & Signal Processing, vol. 3, no. 2, pp. 17-21, 2016. Crossref, https://doi.org/10.14445/23942584/IJVSP-V3I2P104
- [4] M. Papadonikolakis and C.S. Bouganis, "A Novel FPGA-Based SVM Classifier," in International Conference on Field-Programmable Technology, pp. 283–286, 2010. Doi: 10.1109/FPT.2010.5681485.
- [5] J. Gustafson, "Posit Arithmetic," Math. Noteb. Descr. Posit Number Syst., vol. 30, 2017.
- [6] J. L. Gustafson and I. T. Yonemoto, "Beating Floating Point at its Own Game: Posit Arithmetic," Supercomput. Front. Innov., vol. 4, no. 2, pp. 71–86, 2017.
- [7] Chiranjeevi G N, Dr Subhash Kulkarni, "Enhanced MAC Controller Design for 2D Convolution Image Processing on FPGA," SSRG International Journal of Engineering Trends and Technology, vol. 69, no. 9, pp. 51-55, 2021. Crossref, https://doi.org/ 10.14445/22315381/IJETT-V69I9P207
- [8] M. Cococcioni, F. Rossi, E. Ruffaldi, and S. Saponara, "Fast Approximations of Activation Functions in Deep Neural Networks when using Posit Arithmetic," *Sensors*, vol. 20, no. 5, 2020. Doi: 10.3390/s20051515.
- [9] L. Van Dam, J. Peltenburg, Z. Al-Ars, and H. P. Hofstee, "An Accelerator for Posit Arithmetic Targeting Posit Level 1 Blas Routines and Pair-Hmm," in *Proceedings of the Conference for Next Generation Arithmetic*, vol. 2019, pp. 1–10, 2019.
- [10] D. Selvathi and R. D. Nayagam, "FPGA Implementation of on-Chip ANN for Breast Cancer Diagnosis," Intell. Decis. Technol. vol. 10, no. 4, pp. 341–352, 2016.
- [11] A. Baez et al., "High-Level Synthesis of Multiclass SVM using Code Refactoring to Classify Brain Cancer from Hyperspectral Images," *Electronics*, vol. 8, no. 12, 2019. Doi: 10.3390/electronics8121494.
- [12] M. Mohammadi, A. Krishna, N. S., and S. K. Nandy, "A Hardware Architecture for Radial Basis Function Neural Network Classifier," *IEEE Trans. Parallel Distrib. Syst.*, vol. 29, no. 3, pp. 481–495, 2018. Doi: 10.1109/TPDS.2017.2768366.

- [13] Ramya R, Madhura R, "FPGA Implementation of Optimized BIST Architecture for Testing of Logic Circuits," SSRG International Journal of VLSI & Signal Processing, vol. 7, no. 2, pp. 36-42, 2020. Crossref, https://doi.org/10.14445/23942584/IJVSP-V7I2P106
- [14] M. Bassoli, V. Bianchi, and I. De Munari, "A Simulink Model-Based Design of a Floating-Point Pipelined Accumulator with HDL Coder Compatibility for FPGA Implementation," in *Applications in Electronics Pervading Industry, Environment and Society*, pp. 163–171, 2020.
- [15] Louca, Cook, and Johnson, "Implementation of IEEE Single Precision Floating Point Addition and Multiplication on FPGAs," in Proceedings IEEE Symposium on FPGAs for Custom Computing Machines, pp. 107–116, 1996. Doi: 10.1109/FPGA.1996.564761.
- [16] S. T. Chandrasekaran, R. Hua, I. Banerjee, and A. Sanyal, "A Fully-Integrated Analog Machine Learning Classifier for Breast Cancer Classification," *Electronics*, vol. 9, no. 3, 2020. Doi: 10.3390/electronics9030515.
- [17] D. Selvathi and A. Aarthy Poornila, "Deep Learning Techniques for Breast Cancer Detection Using Medical Image Analysis," in *Biologically Rationalized Computing Techniques for Image Processing Applications*, J. Hemanth and B. V. Emilia, Eds. Cham: Springer International Publishing, pp. 159–186, 2018. Doi: 10.1007/978-3-319-61316-1_8.
- [18] G. C. Batista, D. L. Oliveira, O. Saotome, and W. L. S. Silva, "A Low-Power Asynchronous Hardware Implementation of a Novel SVM Classifier, with an Application in a Speech Recognition System," *Microelectronics J.*, vol. 105, p. 104907, 2020. Doi: https://doi.org/10.1016/j.mejo.2020.104907.
- [19] G. González-Díaz_Conti et al., "Hardware-Based Activation Function-Core for Neural Network Implementations," *Electronics*, vol. 11, no. 1, 2022. Doi: 10.3390/electronics11010014.
- [20] H. M. Hussain, K. Benkrid, and H. Seker, "The Role of FPGAs as High Performance Computing Solution to Bioinformatics and Computational Biology Data," AIHLS, vol. 102, 2013.
- [21] A. Eklund, P. Dufort, D. Forsberg, and S. M. LaConte, "Medical Image Processing on the GPU Past, Present and Future," *Med. Image Anal.*, vol. 17, no. 8, pp. 1073–1094, 2013. Doi: https://doi.org/10.1016/j.media.2013.05.008.
- [22] A. HajiRassouliha, A. J. Taberner, M. P. Nash, and P. M. F. Nielsen, "Suitability of Recent Hardware Accelerators DSPS, FPGAS, and GPUS for Computer Vision and Image Processing Algorithms," *Signal Process. Image Commun.*, vol. 68, pp. 101–119, 2018. Doi: https://doi.org/10.1016/j.image.2018.07.007.
- [23] S. Asano, T. Maruyama, and Y. Yamaguchi, "Performance comparison of FPGA, GPU and CPU in Image Processing," in International Conference on Field Programmable Logic and Applications, pp. 126–131, 2009. Doi: 10.1109/FPL.2009.5272532.
- [24] Mehboob Hasan Ahmed, Rutuja Jagtap, Roopal Pantode and Prof. S. S. Phule, "An FPGA Chip Identification Generator using Configurable Ring Oscillator," SSRG International Journal of Electronics and Communication Engineering, vol. 3, no. 4, pp. 10-14, 2016. Crossref, https://doi.org/10.14445/23488549/IJECE-V3I4P103
- [25] S. Afifi, H. GholamHosseini, and R. Sinha, "A System on Chip for Melanoma Detection using FPGA-Based SVM Classifier," *Microprocess. Microsyst.*, vol. 65, pp. 57–68, 2019. Doi: https://doi.org/10.1016/j.micpro.2018.12.005.
- [26] L. Fiolhais and H. Neto, "An Efficient Exact Fused Dot Product Processor in FPGA," in 28th International Conference on Field Programmable Logic and Applications FPL, pp. 327–3273, 2018. Doi: 10.1109/FPL.2018.00062.
- [27] E.Ganesan and V.Sakthivel, "A Novel FPGA Design with Hybrid LUT / MUX Architecture," SSRG International Journal of Electronics and Communication Engineering, vol. 3, no. 11, pp. 6-8, 2016. Crossref, https://doi.org/10.14445/23488549/IJECE-V3I11P112
- [28] S. Kim and R. A. Rutenbar, "An Area-Efficient Iterative Single-Precision Floating-Point Multiplier Architecture for FPGA," in Proceedings of the on Great Lakes Symposium on VLSI, pp. 87–92, 2019. Doi: 10.1145/3299874.3318002.
- [29] W. Chen, H. R. Pourghasemi, A. Kornejady, and N. Zhang, "Landslide Spatial Modeling: Introducing New Ensembles of ANN, Maxent, and SVM Machine Learning Techniques," *Geoderma*, vol. 305, pp. 314–327, 2017. Doi: https://doi.org/10.1016/j.geoderma.2017.06.020.