Original Article

An Efficient FPGA-Based Adaptive Filter for ICA Implementation in Adaptive Noise Cancellation

M. R. Ezilarasan¹, J. Brittopari²

^{1, 2} Department of Electronics and Communication Engineering, Vel Tech Rangarajan Dr.Sagunthala R&D Institute of Science and Technology, Chennai, Tamilnadu, India.

¹Corresponding Author : arasanezil@gmail.com

Received: 01 December 2022

Revised: 09 January 2023

Accepted: 18 January 2023

Published: 29 January 2023

Abstract - This study's objective was to examine the theoretical conception and practical application of a digital adaptive filter to improve upon the conventional filters used in digital signal processing. In order to filter real-valued signals, this study will introduce an approach that combines Independent Component Analysis (ICA) with an adaptive filter. The approach is very noise-resistant because it can precisely estimate how much noise the input signal is subjected to. The suggested architecture is implemented using MATLAB. Two audio signals and a mixture of three audio signals are converted to Verilog using HDL coder and then synthesized using a Xilinx virtex-5 FPGA device. Compared to traditional ICA and adaptive filters for FPGA implementation, the suggested design offers a significant area reduction.

Keywords - Blind Source Separation(BSS), Independent Component Analysis(ICA), Adaptive filter, Least mean Square(LMS), Field Programable Gate Array(FPGA).

1. Introduction

Blind source separation(BSS) is also called Independent component analysis (ICA), which aims to recover a set of primary sources from mixtures or observations signals without being aware of mixing details and sources[1-5][11,13,16]. Although these methods were initially put forth in the framework of Neural Network(NN) modelling[7], they have since found a broad variety of applications in fields as disparate as image analysis, biomedical signal processing, telecommunications, and stock market analysis. In recent years, technical papers have started including more BSS applications to structural dynamics. One among them is signals extractions from complex mixing sources for bearing judgment; another is reliable signal extraction from noisy environments for rotating machinery; a fourth is experimental data compression for additional damage identification; and a last is the identifying the specific machine signals from complex machinery systems. By implementing ICA, The sources that are generated won't be exact replicas of the original. This is so that each variable generated will have a unitary variance. Additionally, in some circumstances, stationary coefficient-based filters cannot eliminate the distortion because it is time-dependent. To overcome this drawback, employing adaptive filters[9], which might adjust the coefficients by altering the inputs of the filter and environmental parameters and situations on which it depends. A widely aware adaptive method for filter coefficients updating in dynamic situations and unknowable

situations is the Least Mean Square (LMS) [10]algorithm. This approach can use a self-correcting setup to enhance filter response and performance and has been applied in numerous applications. Due to its computing requirements, hardware implementation of adaptive systems is not always easy. Data and information are processed sequentially by digital signal processor (DSP) chips, microprocessors, and microcontrollers by fixed hardware and architecture. Typically, they process a typical instruction word in stages: fetching, decoding, and execution. As a result, they were unable to handle data concurrently.

The FPGA chips can process data continuously for applications. FPGA applications include various communication via the network, video processing technology and communication[12], and cryptography applications. This article proposed an adaptive impulse noise filtering with High-Level Synthesis (HLS) in size, speed, and accuracy on a Xilinx FPGA. The FPGA is well-suited for complicated audio processing[15]. Using the Altera Cyclone II FPGA, a uniform random noise stream was used to make an LMS adaptive FIR filter for active noise control (ANC). On a Virtex II FPGA, [18] constructed the LMS filter using three unusual architectures and contrasted their chip area and performance. Several designs were employed to build multiplication blocks to reduce hardware use and speed up calculation. A FIR adaptive filter using the Normalized Least Mean Square(NLMS) updated algorithm was first simulated

using MATLAB SIMULINK and then tested on a DSP board in [20] to assess the hardware and software embedded system's behaviour for various high-frequency and lowfrequency noises. For the purpose of eliminating noise from voice signals, Kim and Poularikas[22] devised the conventional Adaptive Noise Cancellation(ANC). They then assessed the effectiveness and computational complexity of each method. However, interest is shifting toward highperformance, low-cost DSP algorithm implementations on system chips.

Additionally, an FPGA requires less clock system speed for the same application than a digital signal or generalpurpose processor. This is advantageous for battery-operated devices. This hardware is being used in industrial applications; FPGA implementations are used for various applications and may be the best choice. Other devices, however, might be better appropriate when low sampling frequencies or no low power consumption criteria are needed. The target hardware in this paper is FPGAs. Current FPGAs comprise many resources that support signal processing applications in addition to the typical reprogrammable possessions like lookup table (LUT) slices formed from LUT[14,22,23] registers. These resources include Multiply multipliers. Accumulate(MAC) [5]units. intellectual cores for advanced specific functions, and processors for easier programming. A design tool creates a bit stream from the hardware's VHDL description in the conventional method. High-level synthesis (HLS) tools are being used more frequently these days, allowing designers to design at much higher levels of abstraction. This work emphasises the FPGA realization of an adaptive algorithm created and how it removed the impulsive noise. This approach is cost-effective and frequently used in independent component analysis to provide cheap computing costs. The original approach has undergone some improvements to lower computing costs without sacrificing functionality.

As a result, this paper is structured as follows: The BSS problem overview is detailed in Section 2. Section 3 clarifies the basics of adaptive filters and the concept of the proposed work. ICA with an adjustable filter is explained in Section 4 and Section 5, and results and discussion is given, followed by a conclusion in section 6.

2. Blind Source Separation

An issue statement BSS is a new method for analysing data and processing signals. BSS uses the presumption of their mutual independence to attempt to recover the underlying sources from a set of observable signals. Figure 1 illustrates the BSS's fundamental structure.

This figure includes both the Signal Mixing and Separation processes. The Source Signals are received initially through the receiver; here, V1 and V2 are the two Independent audio Signals.




Fig. 1 Basic structure of BSS

These signals will be mixed to obtain the Mixed Signals.X1 and X2 are the Outputs obtained after mixing the Independent Source Signals with different mixing matrices. This mixing matrix depends on signal characteristics, environment, and material used. They are dependent signals, i.e. dependent on each other. Algorithms like the Independent Vector Algorithm (IVA), Principal Component Analysis Algorithm, Binary Masking Algorithm, and ICA will be used to separate these mixed signals. The mixed signals X1 and X2 will be demixed using this algorithm. This algorithm will produce mutually independent signals like Y1 and Y2. In mathematics, it is written as

$$X = \begin{pmatrix} a_{11}v_1 & a_{12}v_2 \\ a_{21}v_1 & a_{22}v_2 \end{pmatrix}$$
$$A = \begin{pmatrix} a_{11} & a_{12} \\ a_{21} & a_{22} \end{pmatrix}; V = \begin{pmatrix} v_1 \\ v_2 \end{pmatrix}$$
$$X = AV$$
(1)

Equation (1) is the ICA algorithm

Where

$$X = [x_1, x_2, ..., x_m]^T \in R^m \text{measured scalar signal}$$
$$V = [v_1, v_2, ..., v_m]^T \in R^n$$
$$A \in R^{m \times n} \text{ mixing matrix.}$$


The main aim of this BSS is to find the demixing matrix A^{-1} . $A^{-1}x$ (2)


Equation (2) recovers the underlying source V using the measured signal x.

3. Adaptive Filter

The output signals of ICA are compared to the input signals, and in most cases, this will not be accurate with the input signal, so it is to be further filtered for better output. The least Mean square(LMS) algorithm is extensively used in statistical analysis and almost every branch of adaptive filtering. In Fig. 2, the general adaptive filter is displayed. The desired signal d(k) is added to the input reference signal u(k) and filtered further to produce the signal y(k). The y(k) will further reduce the power of the erroneous signal e(k). In linear examples, the weight of the filter vector w(k)

convoluted with u(k) results in the output of the adaptive filter. At every time step, the adaptive filter weight vector is changed depending on a function of the error signal to generate a new weight vector. Utilizing this adaptive approach, the filter's input signal u(k) is filtered to create an output y(k) similar to the intended signal d(k). The primary input consists of speech signal s(k) and noise n(k), while the reference input consists of noise nR(k)alone. Noise n(k) is not the same as noise nR(k); it is attenuated and filtered by the noise path. There is also a delay due to acoustic propagation. An adaptive filter is thus needed for maximal cancellation to make nR(k) as similar as possible to the n(k).








Fig. 4 Two input samples analyzed using ICA (a) speech signal, (b) mixture signal, and (c) and (d) are the separated error signal and independent signals

3.1. ICA-based Adaptive filter algorithm

Any real-time signals will be a combination of many sinewaves with different frequencies and amplitudes. And one can assert that a real signal will be described as a linear combination of sines to eliminate the starting phase from the argument. Possessing distinct frequencies are sine and cosine. Therefore, if AWGN were to damage this real signal, removing the noise is merely required to identify the important frequencies and put all sines and cosines that possess these frequencies into an ICA processing block along with the input signal. Matlab simulations have been run to assess the filtering abilities of this approach and contrast them with the outcomes of a traditional FIR filter. Figure 3 shows the processing steps that this approach uses. With certain limitations to aid with verification, the input signals are assumed to be the sum of many sines with randomly created amplitudes, various frequencies, and initial phases. The source signal is combined with the unknown signal or mixture signal and generates the mixed signal; this mixed signal is modulated, and scaling is carried out. The mixed signal is processed with the ICA algorithm, where the mixed signals are separated into individual source signals. Even if separated as individual sources, the output will not be accurate to rectify that; the output signal is given to the adaptive filter through a multiplexer, and the estimated output is taken.

4. Result and Discussion


ICA is implemented for two sets of signals with 2 inputs and 3 inputs, respectively


4.1. Two Input Signals

ICA is implemented for two sets of audio signals. In 1^{st} stage, two audio signals are taken and separated through the ICA algorithm. Their outputs are shown in figure 4, where 4(a) speech signal, 4(b) mixture signal and 4(c) and 4(d) are the separated error signal and independent signals.

4.2. Three Input Signals

ICA is implemented for two sets of audio signals. In 1^{st} stage, three audio signals are taken and separated through the ICA algorithm, and their outputs are shown in figure 5. where 5(a) speech signal, 5(b) mixture signal and 5(c) and 5(d) are the separated error signal and independent signals.





(c)




Fig. 5 Three input samples were analyzed using ICA (a) speech signal, (b) mixture signal, and (c) and (d) are the separated error signal and independent signals

The output of the ICA signal will be the individual independent signals. These inputs are applied to the adaptive filter through a multiplexer in FPGA virtex II. HDL convert is used here to convert the MATLAB codes to Verilog codes to implement in FPGA. The schematic view of the adaptive filter is multiplexer is shown in figure 6, which is generated using the Model sim tool.

The synthesis report of the adaptive filter is shown in figure 7. Which number of slice and slice register utilization

is 3% which is very less compared to the conventional architectures. By this, the hardware requirements for implementation will also reduce. This reflects in area optimization. The simulation result of the adaptive filter is shown in figure 8. In this input, signals are x_i , and x_v al, e_out and y_out are output. It is clear from the output signals the frequency of the signal is increased by this, and the processing speed will also increase. The output is taken using the model sim simulation tool.






Fig. 6 Schematic view of adaptive filter





| • • • • • • • • • • • • • • • • • • • | Edit View Add Format | Tools Window | | | | | | | | | | | | | | | | | | | | | | | |
|--|--|--|----------------|--------------|--------|------|-------|--------------|--------|--------|-------|---------------------------|-----|------|-----|------|------|-----|--------------|-----|---|-------|---------------|---|--------------|
| Image: Section of the section of th | | 1 <u>22</u> M 🗄 | B | \$ 🖽 🕏 | 2 🕺 | @ 1 | • 🔶 📦 | | 100 ns | - - | i i i | K [] | ው ው | (+) | n 📀 | | تر 🐟 | 3.1 | D Lt | Ŀч | ₹₹₹ | . F 4 | F | | |
| Messages Messages / Add text/set.n 1 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 | | | | | [] | | | | | | | | | | | 100. | | | - <u> </u>] | | | | _ | | |
| Add_text/ck 0 1 Add_text/sch 0 1 1 1 1 1 1 1 1 1 1 1 1 64 111 64 | | | <u>v j i t</u> | | | | | | | | | | | | | | | | | | | | | | |
| 4 Jadf_est/keet_n 1 1 64 111 64 | Messages | | | | | | | | | | | | | | | | | | | | | | | | |
| fadf_test(x,nl) 411 64 511 64 641 <td <td<="" td=""><td></td><td>0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td> | <td></td> <td>0</td> <td></td> | | 0 | | | | | | | | | | | | | | | | | | | | | | |
| Addf_text/u, val Addf_text/u, addf/x Addf_text/u, addf/x Addf_text/u, addf/x Addf_text/u, addf/x Addf_text/u, addf/x Addf_text/u, adf/x, val Addf_text/u, adf/x, val | · · · · · | 1 | | | | | | | | | | | | | | | | | | | | | | | |
| / / /ddf_text/d_in -39 10 60 10 39 11 60 10 39 11 60 10 59 9 / / //df_text/d_val 1 1 1 1 10 50 10 59 9 / / //df_text/d_val 50 131 / 80 / 50 / 80 / 122 / 79 / 50 / 80 / 20 // 3 // 33 / 102 / / //df_text/d_val/fx S10 131 / 80 / 50 / 80 / 122 / 79 / 50 / 80 / 20 // 3 // 33 / 102 / / //df_text/d_val/fx S10 111 64 111 64 111 64 111 64 111 64 111 64 111 64 111 64 111 64 111 64 111 64 111 64 111 64 111 64 111 64 111 64 111 64 111 | | -111 | 64 | [1 | 11 | | -64 | | -111 | | 14 | | 111 | | -64 | | -111 | | 64 | | (1111 | - | -64 | | |
| / /ddf_text/val 1 | | -20 | 10 | | _ | | 10 | | 20 | | - | | 0 | | 10 | | 40 | | 10 | | 150 | | 0 | | |
| / /adf_test/p_val Sto | | 1 | 10 | þ | • | | 10 | | -39 | | | | | | 10 | | | | 10 | | | | _ | | |
| Adf_test/e_out 80 131 180 130 180 123 179 130 180 102 / adf_test/e_adf St0 St0 <td></td> <td>St0</td> <td></td> | | St0 | | | | | | | | | | | | | | | | | | | | | | | |
| / adf_test/u_adf/sk S0 //////////////////////////////////// | | -80 | -131 | <u>)</u> -80 | | (-30 | | (-80 | | -129 | | -79 | | (-30 | _ | -80 | 20 |)3 | | (53 | i se | (102 | | | |
| Addf_test(u_adf/set_n) Sti Add_test(u_adf/s, n) Sti Sti<!--</td--><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>يسعيه</td><td></td><td></td> | | | | | | | | | | | | | | | | | | | | | يسعيه | | | | |
| Add Lest/u_adf/x_in -111 64 111 164 111 164 111 164 111 164 111 164 111 164 111 164 111 164 111 164 111 164 111 164 111 164 111 164 111 164 111 164 111 164 11 | | | | | | | | | | | | | | | | | | | | | | | | | |
| / adf_test/u_adf/v_val S11 Image: S | | | | | | | | | | | | | | | | | | | | | | | | | |
| // /adf_test/u_adf/a/rul -39 10 60 10 39 11 60 10 59 9 // /adf_test/u_adf/a/rul Sti /// <td></td> <td></td> <td>64</td> <td>11</td> <td>11</td> <td></td> <td>-64</td> <td></td> <td>-111</td> <td></td> <td>4</td> <td></td> <td>111</td> <td></td> <td>-64</td> <td></td> <td>-111</td> <td></td> <td>64</td> <td></td> <td>1111</td> <td></td> <td>-64</td> | | | 64 | 11 | 11 | | -64 | | -111 | | 4 | | 111 | | -64 | | -111 | | 64 | | 1111 | | -64 | | |
| Add text/u adf/n, val Sti Add Sti | | | 10 | | | | 10 | | 20 | | 4 | | 0 | | 10 | | 40 | | 10 | | 50 | | 0 | | |
| // adf_test/u_adf/y_out 45 | | | 10 | | 0 | | 10 | | -39 | | | | 0 | | 10 | | | | 10 | | ,55 | | _ | | |
| /adf_test/u_adf/v_val Si0 /adf_test/u_adf/v_role /adf_test/u_adf/v_role /adf_test/u_adf/v_role Si0 /adf_test/u_adf/v_role /adf_tes | | | 45 | | | | | | | | | | | | |)-5 | 1-22 | | | | | | | | |
| /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 /adf_text/u_adf/an_reg3 / | | St0 | | | | | | | | | | | | | | | | | | | | | | | |
| // adf_test/u_adf/xn_reg1 64 /64 /111 /64 <td>⊢��/adf_test/u_adf/e_out</td> <td>-80</td> <td>-131</td> <td>(-80</td> <td></td> <td>)-30</td> <td></td> <td><u>)</u>-80</td> <td></td> <td>-129</td> <td></td> <td>-79</td> <td></td> <td>(-30</td> <td></td> <td>-80</td> <td>20</td> <td>)3</td> <td></td> <td>)53</td> <td>í se se se se se</td> <td>(102</td> <td></td> | ⊢��/adf_test/u_adf/e_out | -80 | -131 | (-80 | |)-30 | | <u>)</u> -80 | | -129 | | -79 | | (-30 | | -80 | 20 |)3 | |)53 | í se se s e se | (102 | | | |
| Adf_test/u_adf/xn_reg2 111 364 3111 364 5111 364 3111 </td <td></td> | | | | | | | | | | | | | | | | | | | | | | | | | |
| Adf_test/u_adf/xn_reg3 64 X-64 X-111 X-64 X-111< | | | | | | | | | | | | | | | | | | | | | | | (-64 | | |
| Jadf_test/u_adf/xn_reg3 -111 J111 J64 | | | | | | | | | | | | | | | | | | | | | | | (111 | | |
| Add test/u_adf/xn_reg5 64 Xiii Xe4 Xiiii Xe4 Xei | | | | | | | | | | | | | | | | | | | | | | | 64 | | |
| 4/ /adf_test/u_adf/xn_reg6 111 /64 /111 <th 24<="" th=""> <th 24<="" th=""> /111<td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><u>)-111</u></td></th></th> | <th 24<="" th=""> /111<td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><u>)-111</u></td></th> | /111 <td></td> <td><u>)-111</u></td> | | | | | | | | | | | | | | | | | | | | | | | <u>)-111</u> |
| // adf_test/u_adf/xn_reg7 64 /_111 //64 /_111 //64 /_111 //64 /_111 //64 /_111 //64 /_111 //64 /_111 //64 /_111 //64 /_111 //64 /_111 //64 /_111 //64 /_111 //64 /_111 //64 /_111 //64 /_111 //64 /_111 //64 //111 //64 //111 //64 //111 //64 //111 //64 //111 //64 //111 //64 //111 //64 //111 //64 //111 //64 //111 //64 //111 //64 //111 //64 //111 //64 //111 //64 //111 //64 //111 //64 //111 //64 //111 //264 //111 //264 //111 //264 //111 //264 //111 //264 //111 //264 //111 //264 //211 //201 //201 //201 <th 201<="" th=""> //201 //201</th> | //201 //201 | | | | | | | | | | | | | | | | | | | | | | | _ | |
| - Adf_test/u adf/an_reg8 -111 - 111 - 164 - 11111 - 164 - 1111 - 164 - 164 - 164 - 164 - 164 - 164 - 164 - 16 | | | | | | | | | | | | | | | | | | | | | | |),111),64 | | |
| | | | | | | | | | | | | | | | | | | | | | | | 1-111 | | |
| Now 1500 ns (40 m (20 m) 20 m) 70 m . 70 m | | | | | | | - i | | | | I | | | | | | — i | | <u></u> | | | | - i | | |



5. Conclusion

The objective of this work is to develop the leading adaptive filter with ICA. It produces the best estimation of the desired signal from the noisy signal and achieves adaptive noise cancellation without any reference signal. The LMS is used in this study's audio signal processing for analysis. Matlab is the main tool used in this paper for signal reading, and model sim is also used to analyse the signals in Verilog, which is further implemented in FPGA. The current approach fails to recover signals adequately when error signals seldom occur for minutes error signals and will take up a lot of space when implemented in hardware. This implemented technique proves that the proposed system provides superior signal processing output, around 43.3% improvement in the area over existing and less delay, around 31.3%.

Reference

- [1] Handong Bai et al., "FPGA Imsplementation of ICA Algorithm for Adaptive Noise Canceling," *International Conference on Awareness Science and Technology*, pp. 452–456, 2011. *Crossref*, http://doi.org/10.1109/ICAwST.2011.6163193.
- [2] P.S. Radhika, and N. Porutchelvam, "Architecture Design for an Adaptive Equalizer using LMS 2Tap Filters," SSRG International Journal of VLSI & Signal Processing, vol. 2, no. 1, pp. 6-8, 2015. Crossref, https://doi.org/10.14445/23942584/IJVSP-V2I1P102
- [3] Dr.K. Nagi Reddy, "Adaptive Equalization of Binary Encoded Signals using LMS Algorithm," SSRG International Journal of Electronics and Communication Engineering, vol. 1, no. 7, pp. 1-7, 2014. Crossref, https://doi.org/10.14445/23488549/IJECE-V1I7P101
- [4] M. R. Ezilarasan, and J. B. Pari, "An Optimized Pipeline Based Blind Source Separation Architecture for FPGA Applications," *International Journal of Electrical and Electronics Research*, vol. 10, no. 3, pp. 632–638, 2022. Crossref, https://doi.org/10.37391/IJEER.100336
- [5] Ms.Manjula B.M, and Dr.Chirag Sharma, "FPGA Implementation of BCG Signal Filtering Scheme by using Weight Update Process," SSRG International Journal of VLSI & Signal Processing, vol. 3, no. 3, pp. 1-7, 2016. Crossref, https://doi.org/10.14445/23942584/IJVSP-V3I5P101
- [6] Jyotishma Bharti, and Tarana Afrin Chandel, "Fault Tolerant Parallel Filter in Digital Communication Systems," SSRG International Journal of Electronics and Communication Engineering, vol. 4, no. 9, pp. 1-3, 2017. Crossref, https://doi.org/10.14445/23488549/IJECE-V4I9P101
- [7] S. Haykin, "Adaptive Signal Processing," *Proceedings of the IEEE Ultrasonics Symposium*, vol. 1. pp. 635–638, 1997. *Crossref,* https://doi.org/10.1109/ULTSYM.1997.663101
- [8] P. Renukadevi, and M. Syed Mohamed, "A Secure Lossless Image Compression Based on Discrete Spatial Multilayer Perceptron with Semantic Polynomial Blue Fish Algorithm," *International Journal of Engineering Trends and Technology*, vol. 70, no. 3, pp. 212-221, 2022. *Crossref*, https://doi.org/10.14445/22315381/IJETT-V70I3P224
- [9] Atiq ur Rehman, Fahad Khan, and Baber Khan Jadoon, "Analysis of Adaptive Filter and ICA for Noise Cancellation from a Video Frame," 2016 International Conference on Intelligent Systems Engineering, pp. 250–255, 2016. Crossref, https://doi.org/10.1109/INTELSE.2016.7475129.
- [10] Britto Pari James, Vaithiyanathan Dhandapani, and Karuthapandian Mariammal, "An Optimized MAC Based Architecture for Adaptive Digital Filter," *Indian Journal of Engineering and Materials Sciences*, vol. 27, no. 8, pp. 906–915, 2020.
- [11] Arunjyothi Eddla, and Dr.VY. Jayasree Pappu, "FPGA Implementation of VM-CSA Fir Filter with Reduced Area and Delay Using Optimal Designs," *International Journal of Engineering Trends and Technology*, vol. 69, no. 9, pp. 203-211, 2021. Crossref, https://doi.org/10.14445/22315381/IJETT-V69I9P224
- [12] Vinita Singh, Vaibhav Kumar Somani, and J Manikandan, "FPGA Implementation of Blind Source Separation Using a Novel ICA Algorithm," 2017 IEEE International Conference on Consumer Electronics-Asia, pp. 67–71, 2017. Crossref, https://doi.org/10.1109/ICCE-ASIA.2017.8307845
- [13] Sudhir Dagar, and Geeta Nijhawan, "Area Efficient Moving Object Detection using Spatial and Temporal Method in FPGA," *International Journal of Engineering Trends and Technology*, vol. 70, no. 9, pp. 138-147, 2022. Crossref, https://doi.org/10.14445/22315381/IJETT-V70I9P214
- [14] Arunadevi A et al., "A Review on Area Efficient Parallel FIR Digital Filter Implementation," SSRG International Journal of VLSI & Signal Processing, vol. 2, no. 1, pp. 13-16, 2015. Crossref, https://doi.org/10.14445/23942584/IJVSP-V2I1P104
- [15] M. Sujith, and S. Padma, "Optimization of Harmonics with Active Power Filter Based on ADALINE Neural Network," *Microprocessors and Microsystem*, vol. 73, p. 102976, 2020. *Crossref*, https://doi.org/10.1016/j.micpro.2019.102976.
- [16] Sudharani, Chidananda Murthy M V, and M Z Kurian, "FPGA based Implementation of Interoperability of Wireless Mesh Network and Wi-Fi," *International Journal of Computer Organization Trends and Technology*, vol. 3, no. 3, pp. 13-18, 2013.
- [17] N. Sathya, "An Area Efficient Denoising Architecture Using Adaptive Rank Order Filter," International Journal of Recent Engineering Science, vol. 1, no. 4, pp. 11-15, 2014.

- [18] Ahmed Elhossini, Shawki Areibi, and Robert Dony, "An FPGA Implementation of the LMS Adaptive Filter for Audio Processing," IEEE International Conference on Reconfigurable Computing and FPGA's ReConFig, pp. 1-8, 2006. Crossref, https://doi.org/10.1109/RECONF.2006.307767
- [19] Vidyasagar Talwar, and Prof. B.S.Sohi, "Dimensionality Reduction of Hyperspectral Image Using Different Methods," *International Journal of Engineering Trends and Technology*, vol. 69, no. 2, pp. 139-143, 2021. *Crossref,* https://doi.org/10.14445/22315381/IJETT-V69I2P220
- [20] M. B. Yeary, and N. C. Griswold, "Adaptive IIR Filter Design for Single Sensor Applications," *IEEE Transactions on Instrumentation and Measurement*, vol. 51, no. 2, pp. 259–267, 2002. Crossref, https://doi.org/10.1109/19.997822
- [21] Sonali Lohbare, and Swati Dixit, "Elimination of Noise from Ambulatory ECG Signal using DWT," International Journal of Engineering Trends and Technology, vol. 70, no. 5, pp. 266-273, 2022. Crossref, https://doi.org/10.14445/22315381/IJETT-V70I5P229
- [22] Sandeep Kumar G, and Nilam Chheda, "Noise optimization using FIR Filter," *SSRG International Journal of VLSI & Signal Processing*, vol. 4, no. 2, pp. 28-33, 2017. *Crossref*, https://doi.org/10.14445/23942584/IJVSP-V4I3P106
- [23] W. Huang et al., "Design Analysis of a Distributed Arithmetic Adaptive FIR Filter on an FPGA," The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, vol. 1, no. 1, pp. 926–930, 2003. Crossref, https://doi.org/10.1109/acssc.2003.1292050