High-Speed and Energy-Efficient Carry Skip Adder Functioning under a Extensive Range of Supply Voltage Levels

Amrutavarshini S H, Mr. S Pramod Kumar
Amrutavarshini S H,PG student/ VLSI and ES, ECE, Kalpataru Institute of Technology Tiptur, Tumkur, India
Asst. Prof, S Pramod Kumar ECE Department, Kalpataru Institute of Technology Tiptur,Tumkur, India

Abstract

In this paper, we herein present a structure ofof other type adders utilizing a forty nm static CMOS in adder which has higher speed yet lower energy attechnology for an extensive range of supply of voltage. consumption which when compared with the conventional one. The speed of the enhancement is achieved by applyingadder(RCA) the concatenation and the scheme of incrementation to ameliorate the efficiency of the conventional CSKA structure. Instead premeditating on the multiplexer logic, suggested structure makes utilization of AND-OR-Invert oror AOI and OR-AND-Invert compound gates for those skipdoes logic. The whole structure may be realized with both fixedsubthreshold stage size and also variable style in size wherein the latterregion furthering augments the speed and the respectivegreater parameters of energy of the corresponding adder.compared with the Ultimately, hybrid variable latency at extension of thesubthreshold region, logic gate in lagging and the suggested structure, which lessens the utilization of therespective leakage power does exhibit the exponential power without making an impact at the speed which isreliance's on those of supply and the voltages. representing a speed. This extension utilizes the amended parallel type structure basically for augmenting the feeble time thus capacitating at the further reduction of voltage. Suggested structure are assessed by making a comparisonvoltage has been the motivation for the design of those of their speed, power and parameters of energy with thosecircuits with the feature of dynamic voltage and the scaling.

Keywords: *Carry skip adder(CSKA), Ripple Carry adder(RCA)*

I. INTRODUCTION

Depending on the quantity of the supply voltage reduction, the functioning of the ON devices does reside in the threshold, near threshold or even subthreshold regions. Working at the super threshold region does provides us with the lower delay and even greater switching and leakage of powers can be compared with the near or threshold regions. In the subthreshold region, logic gate in lagging and the respective leakage power does exhibit the exponential reliance's on those of supply and the voltages.

II. MOTIVATION

The reckoning of the power on the supply of voltage has been the motivation for the design of those circuits with the feature of dynamic voltage and the scaling.

makes an impact those of CSKA speed which is presented. Suggested amendments do ameliorates the respective speed.

III. CHANGE IN VOLTAGE

In these circuits, we herein reduce the consumption of energy and system may amend the voltage and those of frequency of the considered which is relied on the requirement of the workload. For these systems, the circuit need be able to operate under extensive range of supply of levels of voltages.

IV. OPTIMISING POWER AND SPEED

In considering addition of the knob of the respective supply of voltage, one may chose between the different structures of adder or families primarily for optimizing at the power and the speed. Fewer speed of this considered structured adder of CSLA and the PPA, however does limits its utilization for the high speed applications.

V. STRUCTURAL ADJUSTMENT

Adjustment of the structure is reckoned on the technique of variable latency which in turn does lowers the consumption of power without which considerably

VI. WORKING WITH AMALGAMATION

Amended CSKA structure considered amalgamating the concatenation and those of schemes of incrementation to the conventional CSKA for embellishing the speed and energy capacitance of the adder. This amendments does offers with the ability to utilize simpler carry skip logics which is based on the AOI/OAI compound gates instead of the multiplexer.



Fig. 1. Conventional structure of the CSKA

VII. CONVENTIONAL CARRY SKIP ADDER

Herein, for an RCA which comprises of N is cascaded Fast, the worst propagation lagging of the two N bit numbers where A and B does belongs to the case where all the respective Fas are in the mode of propagation.

$P_i = A_i \oplus B_i = 1$ for $i = 1, \ldots, N$

Where Pi is the signal of propagation, which is related to Ai and Bi respectively. Whole of CSKA will be enacted utilizing FSS and VSS where there is greatest speed which may be procured for the structure of VSS. [1]

Critical path delay of a FSS CSKA is formulated by

Based on (1), the optimum value of M (M_{opt}) that leads to optimum propagation delay may be calculated as $(0.5N\alpha)^{1/2}$ where α is equal T_{MUX}/T_{CARRY}. Therefore, the optimum propagation delay ($T_{D,opt}$) is obtained from

$$T_{D,\text{opt}} = 2\sqrt{2NT_{\text{CARRY}}T_{\text{MUX}}} + (T_{\text{SUM}} - T_{\text{CARRY}} - T_{\text{MUX}}) = T_{\text{SUM}} + (2\sqrt{2N\alpha} - 1 - \alpha) \times T_{\text{CARRY}}. \quad (2)$$

Optimal lagging of the FSS CSKA is almost proportional to the square root of the respective product of N and α

B. Variable Stage Size CSKA

Propagational lagging is worked to determine the rate of increase.

$$t_j^1 = \max\left(t_{j-1}^0, t_{j-1}^1\right) + T_{\text{MUX}} \quad (3)$$

where t_{0j-1} (t_{1j-1}) shows the guesstimating delay of C_{0j-1} (C_{1j-1}) signal in the $(j-1)$th stage. Increasing the size of M_j for the j th stage should be restricted by

$$t_j^0 \le t_j^1 = t_1^0 + (j-1)T_{\text{MUX}}. \quad (4)$$

To manage worst case delay for the critical path, we need to minimize the size of the following RCA blocks. This may be analytically expressed as

$$T_{\text{SUM},i+1} \le T_{\text{SUM},i} - T_{\text{MUX}}; \quad \text{for } i \ge p. \quad (5)$$

The trend of decreasing the stage size should be considered to continue until we offer the necessitated number of adder bits. To satisfy (4), we augment the size of the first p stages up to the nucleus utilizing [3]

$$M_j \le M_1 + (j-1)\alpha; \quad \text{for } 1 \le j \le p. \quad (6)$$



Fig. 2. Proposed CI-CSKA structure.

A . Fixed Stage Size CSKA

By assuming that each of the stage of the respective CSKA comprises of M, Fas, there are Q being equal to N/M stages, where for the sake of the simplicity, we herein assume Q representing an integer. The input signals of the j th multiplexer are the carry output of the FAs chain in the j th stage denoted by C_{0j} , the carry output of the previous stage (carry input of the j th stage) denoted by C_{1j} (Fig. 1).

In addition, the maximum of $T_{SUM,i}$ is equal to $(M_i - 1)\times T_{CARRY} + T_{SUM}$. To satisfy (5), the size of the last $(Q - p)$ stages from the nucleus to the earlier stage should decrease reckoning on [19]

$$M_i \ge M_Q + (Q-i)\alpha; \quad \text{for } p \le i \le Q. \quad (7)$$
$$+ [(M-1) \times T_{\text{CARRY}} + T_{\text{SUM}}]. \quad (1)$$

This is the case that has been studied in [19], where the estimation of the near-optimal propagation delay of the CSKA is expressed by [19]

$$T_{D,\text{opt}} = \left(2\left\lceil\frac{\alpha}{2}\right\rceil - 1\right)T_{\text{CARRY}} + \left(2\sqrt{\frac{N}{\alpha}} - 1\right)T_{\text{MUX}} + T_{\text{SUM}}. \quad (8)$$

For this form, α becomes equal to T_{SKIP}/T_{CARRY}. Thus, may be expressed as

$$T_{\text{PD}_{\text{opt}}} = T_{\text{CARRY}} + \left(2\sqrt{\frac{N}{\alpha}} - 1\right)T_{\text{SKIP}} + T_{\text{SUM}}. \quad (9)$$

Reveals that critical path lags are due to the carry skip logics.[4]

VIII. PROPOSED CSKA STRUCTURE

We present an amended CSKA structure that lessens this delay. **[2] [5]**

A . General Description of the Proposed Structure

The structure is reckoned on amalgamating the concatenation and the schemes of incrementation [13] In the suggested structure, the first stage has only one block, which is RCA. As shown in Fig. 2, the skip logic determines the carry output of the j th stage ($C_{o,j}$) based on the Intermediate results regulated by the RCA block and the carry output of the earlier stage to guesstimate the ultimate summation of the stage.

To solve this particular problem, especially at the suggested structure, we consider block of RCA with a carry input of zero. RCA block of the stages does not need to wait for those carry output of the earlier stage, the output carries of the respective blocks are evaluated in parallel.



Fig. 3. Internal structure of the j th incrementation block, K j = _j−1 r=1 Mr (j = 2, . . . , Q).

B. Area and Delay of the Proposed Structure

These blocks can be enacted with similar logic gates XOR and AND gates) as those utilized for regulating the chosen signal of the multiplexer in the conventional structure.

The critical path of the suggested CI-CSKA structure, which constitutes three parts, is shown in Fig. 2. These parts comprises of the chain of the FAs of the first stage, the path of the skip logics, and the incrementation block in the last stage. The lagging of this path (T_D) may be expressed as

$$T_D = [M_1 T_{\text{CARRY}}] + [(Q-2)T_{\text{SKIP}}] + [(M_Q - 1)T_{\text{AND}} + T_{\text{XOR}}] \quad (10)$$



Fig. 4. Sizes of the stages in the case of VSS for the proposed and conventional 32-bit CSKA structures in 45-nm static CMOS technology.

Where the three brackets correspond to the three parts mentioned above, respectively. Here, T_{AND} and T_{XOR} are the delays of the two inputs static AND and XOR gates, respectively. To guesstimate the lagging of the skip logic, the average of the delays of the AOI and OAI gates, which are typically close to one another [35], is used. This is amended to-

$$T_D = [M_1 T_{\text{CARRY}}] + \left[(Q-2)\left(\frac{T_{\text{AOI}} + T_{\text{OAI}}}{2}\right)\right] + [(M_Q - 1)T_{\text{AND}} + T_{\text{XOR}}] \quad (11)$$

Where T_{AOI} and T_{OAI} are the lagging of the static AOI and OAI gates, respectively.

It should be noted that the lag lessening of the skip logic has the greater impact on the lags decrease of the whole of the structure.

C. Stage Sizes Consideration

The optimum value of *M*, which may be procured utilizing (11), is given by

$$M_{\text{opt}} = \sqrt{\frac{N(T_{\text{AOI}} + T_{\text{OAI}})}{2(T_{\text{CARRY}} + T_{\text{AND}})}}. \quad (12)$$

Therefore,



Fig. 5. Generic structure of variable latency adders based on RCA.

$$T_{\text{INC},i} \le T_{\text{INC},i-1} - T_{\text{SKIP},i-1}; \quad \text{for} \quad i \ge p+1. \quad (13)$$

In this case, the size of the last stage is one, and its RCA block contains a HA.

The imbalanced rates may yield a larger nucleus stage and smaller number of stages leading to a smaller propagation delay.

IX PROPOSED HYBRID VARIABLE LATENCY CSKA

In this section, first, the structure of a generic variable latency adder, which may be utilized with the voltage scaling reckoning on adaptive clock stretching, is described. Then, a hybrid variable latency CSKA structure based on the CI-CSKA structure described in Section IV is suggested.

X Variable Latency Adders Relying on Adaptive Clock Stretching

In Fig. 5, the input bits (*j* + 1)th–(*j* + *m*)th have been exploited to predict the propagation of the carry output of the *j* th stage (FA) to the carry output of (*j* +*m*)th stage. [33]The range of voltage Therefore, the predictor block size should be chosen based on these tradeoffs.



Fig. 7. Internal structure of the pth stage of the proposed hybrid variable latency CSKA. Mp is equal to 8 and Kp= _p−1 r=1 Mr .

including the modified PPA and skip logic, is shown in Fig. 7. Note that, for this figure, the size of the PPA is assumed to be 8 (i.e., M_p = 8).

As shown in the figure, in the preprocessing level, the propagate signals (P_i) and generate signals (G_i) for the inputs are guesstimated.

B. Proposed Hybrid Variable Latency CSKA Structure

The suggested hybrid variable latency CSKA structure is shown in Fig. 6 where an M_p-bit amended PPA is used for the *p*th stage (nucleus stage). The utilization of the fast PPA helps augmenting the available slack time in the structure of variable latency.



Fig. 6. Structure of the proposed hybrid variable latency CSKA.

In addition, similar to the proposed CI-CSKA structure, the first point of SPL1 is the first input bit of the first stage, and the last point of SPL2 is the last bit of the sum output of the incrementation block of the stage *Q*.

XI RESULTS

Library ami05/8bit	Area (µm2)	Power	Delay
Ripple Carry Adder	167.77	4822212.26nW	8.282ns
Conventional structure of the CSKA	251.66	5801012.42nW	8.927ns
Proposed CI-CSKA structure	257.95	5562424.57nW	8.572ns
proposed hybrid variable latency CSKA	308.28	5178447.72nW	7.978ns

XII CONCLUSION

Enhancement of speed can be ascertained by amending the structure primarily through the techniques of concatenation and incrementation. In addition AOI and OAI compound gates were found exploited for the carry skip logics. The efficiency of the suggested structure for an addition, a hybrid variable latency extension of the structure was suggested forth. It exploited an amended parallel adder structure at the middle recognized stage for

ameliorating the time of slack. The efficiency of this respective structure was compared versus those of variable latency RCA, C2SLA, and hybrid C2SLA structures.

REFERENCES

[1] S. Turrini, "Optimal group distribution in carry-skip adders," in Proc. 9th IEEE Symp. Comput. Arithmetic, Sep. 1989, pp. 96–103.

[2] A. Guyot, B. Hochet, and J.-M. Muller, "A way to build efficient carryskip adders," IEEE Trans. Comput., vol. C-36, no. 10, pp. 1144–1152, Oct. 1987.

[3] M. Alioto and G. Palumbo, "A simple strategy for optimized design of one-level carry-skip adders," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 1, pp. 141–148, Jan. 2003.

[4] C.-H. Chang, J. Gu, and M. Zhang, "A review of 0.18 μm full adder performances for tree structured arithmetic circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 686–695, Jun. 2005.

[5] V. Kantabutra, "Designing optimum one-level carry-skip adders," IEEE Trans. Comput., vol. 42, no. 6, pp. 759–764, Jun. 1993.

[6] S. Jain et al., "A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), Feb. 2012, pp. 66–68.