

D Flip Flops for Linear Response Shift Register in CMOS technology

J.Hinay shelly, B.Craige Shreen

Electronics & Communication Engineering,

Bharati Vidyapeeth's College of Engineering, A4, Paschim Vihar, New Delhi, India

Abstract

The incorporated chip manufacturing technology has completed an assessment by decrease the size of a chip and improving its better performance. Reduction of chip announces harms comprising heat degeneracy and power depletion. As chip manufacturing technology is abruptly on the inception of most important estimation, which contracts chip in dimension and performance, Linear Feedback Shift Register is executed in design level which advances the low power consumption chip, using current CMOS, sub-micrometer design implements. Hence this counter can be an innovative pacesetter in cryptography and is also valuable to the variability of other applications. Dualistic number system using LFSR is offered to decrease these complications. The proposed system strategy gives low power design, by qualified exploration of a number of LFSR planning in expressions of hardware application, CMOS design and power consumption.

Keywords: Linear Feedback Shift Register, Binary numeral system, dynamic logic.

I. INTRODUCTION

With developments in large scale incorporation, lots of transistors can be retained on a single chip for application of complex integrated circuit. By means of assigning so various transistors in such a small space, major complications of heat degeneracy and power consumption have come into the depiction. Study has been directed to explain these difficulties. Results have been suggested to decline the power supply voltage, interchanging frequency and capacitance of transistor. LFSR is used in a range of applications like Built-in-self test, cryptography, error correction code (ECC) and in field of communication for producing pseudo-noise series. In cryptography it is used to produce public and private keys. It means Linear Feedback Shift Register whose effort bits are loosened from one flip flop to next for each clock signal functioned. Specific number of outputs is joined in exclusive-OR structure to form a response mechanism and is fed as input to one of the flip flops. As a result of this response mechanism the production bits can be demarcated and hence it is called as Binary Numeral System.

LFSRs can be instigated in hardware, and this creates them beneficial in applications that necessitate very fast generation of a pseudo-random order, such as direct-sequence spread spectrum. LFSRs have also been used for producing an estimation of white noise in numerous programmable sound generators. The Global Positioning System uses an LFSR to promptly convey an order that specifies high-precision qualified time offsets.

Nowadays LFSR's are present in almost all coding system as they create sequences with good numerical properties, and they can be simply explored. Besides they have a low-cost recognition in hardware. Securities such as Binary, Gray grieve problem of power consumption, malfunctions, speed, and interruption because they are employed with methods which have above disadvantages. They produce not only anomalies, which rise power consumption but also complication of project.

The propagation delay of effects of prevailing techniques is more which decreases promptness& performance of system. Thus we are working to apply these counters with systems using dissimilar technologies of CMOS. By learning different application procedures, we accomplish to implement LFSR counters with pass transistor in cryptography. The current LFSR design agonizes with the delinquent of power consumption, anomalies, speed and delay. The subsequent propagation delay and faults of prevailing architecture is more, thus decreasing speed & performance of the system and it raises design complexity. A unique low-power architecture which decreases the disadvantages of the existing architecture is suggested in this paper.

II. LINEAR FEEDBACK SHIFT REGISTER

Linear Feedback Shift Register is a shift register whose input bit is a linear function different most routine device whose inputs and processes are successfully predefined ; it is a shift registers that, when clock signal moves through the register from one flip flop to subsequent. Specific number of outputs is joined in exclusive-OR structure to form a response mechanism.




Fig. 1 Schematic Diagram of 5 bit LFSR

Table 1: 5 bit LFSR Sequence

LFSR stage				
0	1	2	3	4
1	1	1	1	1
0	1	1	1	1
0	0	1	1	1
1	0	0	1	1
1	1	0	0	1
0	1	1	0	0
1	0	1	1	0
0	1	0	1	1
0	0	1	0	1
1	0	0	1	0
0	1	0	0	1
0	0	1	0	0
0	0	0	1	0
0	0	0	0	1
1	0	0	0	0
0	1	0	0	0
1	0	1	0	0
0	1	0	1	0
1	0	1	0	1
1	1	0	1	0
1	1	1	0	1
0	1	1	1	0
1	0	1	1	1
1	1	0	1	1
0	1	1	0	1
0	0	1	1	0
0	0	0	1	1
1	0	0	0	1
1	1	0	0	0
1	1	1	0	0
1	1	1	1	0

A LFSR can be designed by accomplishing exclusive-OR on the outputs of two or more of the flip-flops organized and provide for those outputs back into the input of one of the flip flops.

The primary value of the LFSR is known as the seed because the process of the register is deterministic; the structure of values created by the register is absolutely resulted by its current state.

Similarly, because the register has a finite number of potential states, it must ultimately enter a reciting cycle. Though, a LFSR with a well-chosen reaction function can produce a structure of bits which seems random in nature & which has a very long cycle. The principle of operation involves tap sequence which is the list of bits position that affects the next state. A maximal LFSR produces an n-sequence (i.e. cycles through all possible $2^n - 1$ states within the shift register except the state where all bits are zero), unless it contains all zeros, in which case it will never change. Thus the sequence of numbers generated by a LFSR can be considered a binary numeral system just as valid as Gray code or the natural binary code.

III. DESIGN METHODOLOGY

In this paper, have intended CMOS design of LFSR Counter .The logic hardware comprises D Flip Flop using OR gate, XOR gate and inverters, transmission gate and dynamic logic. The principal constituent of our LFSR Pledge Design is D Flip Flop. It have been designed D-flip flop by using resulting different constituents Nand Gates, Transmission gates and inverter, Pass transistors and dynamic logic. The proposed system comprises CMOS layout of LFSR Counter which comprehends D latches designed by using dynamic logic. Though the number of active devices is abridged in the prevailing system, the system has a chief draw back in supervising the difference of the voltage between high and low logic levels at each phase, so each of the transistors in sequence is less drenched at its output than at its input. Therefore if various devices are involved in series in a logic path, a predictably erected gate may be essential to renovate the signal voltage to the full value. This weakness indicates to use dynamic logic which is more frequently used as related to clocked logic, as it makes clear the difference between this type of strategy and static logic.

Dynamic logic needs a smallest clock rate fast adequate that the production formal of each dynamic gate is used before it escapes out of the capacitance allotting that state, during the part of the clock cycle that the production is not being aggressively ambitious. Powerful logic, when appropriately envisioned, can be ended double as debauched as stationary logic. In shared, lively reason meaningfully increases the number of transistors that are changing at any given time, which grows power ingesting above fixed CMOS.

There area number of control convertible methods that can be understood in a active logic grounded system. In calculation, each obstacle can rapid an accidental amount of bits, and there are no power-wasting problems. Power-saving clock gating and asynchronous methods are abundant additional normal in dynamic logic. The main constituent of dynamic power degeneracy ascends from temporary swapping performance of the nodes. Signals in CMOS devices change are back and onwards among the two logic levels, subsequent in the accusing and satisfying of scrounging capacitances in the circuit. Dynamic power intemperance is comparative to the square of the source voltage.

IV. DESIGN OF D FLIP FLOP

The latches and flip flops are the primary building blocks of sequential circuits. In ASIC strategysurroundings, latches and flip flops are characteristically predefined cells specified by the ASIC vendor. The D Flip Flop is negative edge triggered. The D Flip Flop associates a pair of D latches (Master and slave). The edge triggered D Flip Flop has a structure and hold-up time space during which the D inputs need not vary. The negative edge triggered D Flip Flop merelyupends the clock input, so that all the action takes place on dropping edge of CLK. By planning D Flip Flop, we relate the Power Consumption; from this we select the most resourceful D Flip Flop implementation.

A. Using AND Gate

The basic construction of the Master Slave D Flip Flop is shown in Fig. 2.




Fig. 2 D Flip Flop Using NAND Gates

B. Using Transmission Gate

The design of D flip flop using transmission gate is shown in fig.3




Fig. 3 D Flip Flop using Transmission Gate

C. Using Pass Transistor

The most compact application of edge trigger latch is based on inverters and pass transistors as shown in Fig. 4. The two restrained inverters are in memory state when the PMOS loop transistor is on, that is when clock = 0. Other two chain inverters on the exact hand acts in contrary way, and the reorganized function is acquired by uninterrupted ground connection of the master and slave remembrances, using NMOS devices.




Fig. 4 D Flip Flop Using Pass Transistors

D. Using Dynamic Logic

In overall, dynamic logic momentarily increases the number of transistors that are switching at any agreed time, which increases power consumption over static CMOS. Power-saving clock gating and asynchronous methods are much more natural in dynamic logic. The major component of dynamic power dissipation arises from transient switching behavior of the nodes. Signals in CMOS devices transition are back and forth between the two logic levels, resulting in the charging and discharging of parasitic capacitances in the circuit. Dynamic power dissipation is proportional to the square of the supply voltage.




Fig.5: D-Flip flop Using Dynamic Logic




Fig.6 Layout of LFSR in MICROWIND

V. CONCLUSION

In this proposed system D-flip flop is intended and analyzed using pass transistor and dynamic logics. The discussions and results show that the dynamic logic may be preferred to design the D-flip-flop to build a LFSR based binary numeral system, due to less amount MOS transistors in the project and removal of voltage difference between high/low logic levels. Thus, this technique is desirable over Gray counters in preserving the logic density in manufacture method, power optimization, decreasing the propagation delay & anomalies. Thus LFSR instigated in CMOS chip technology, is the best design of VLSI. In future specific or arrangement of CMOS technologies may be chosen to design the D-flip flop in a LFSR based binary numeral system with lower number of transistors area and power consumption. Thus the field of binary numeral system may be enhanced.

REFERENCES

- [1] Neil Weste, Harris, Benerjee: CMOS VLSI Design: A Circuits and Systems Perspective, 3/e, (2006).
- [2] J. Saxena, K. Butler, and L. Whetsel, "An analysis of power reduction techniques in scan testing," in Proc. Int. Test Conf., 2001, pp. 670–677.
- [3] Etienne Sicard, Sonia Delmas Bendhia: Basic CMOS Cell Design, Mc Graw Hill Publishers (2005).
- [4] P. Girard, "Survey of low-power testing of VLSI circuits," IEEE Des. Test Comput vol. 19, no. 3, pp. 80–90, May/Jun. 2002.
- [5] Sung-MO Kang, Yusuf Leblebici: CMOS Digital Integrated Circuits—Analysis and Design (2003).
- [6] John P. Uyemura, "Chip design for submicron VLSI: CMOS layout and Simulation", Cengage Learning, 2006.
- [7] John F Wakerly, K: Digital Design—Principles and practices, Prentice Hall Publishers (2005).
- [8] R. S. Katti, X. Ruan, and H. Khattri, "Multiple-output low-power linear feedback shift register design," IEEE Tran Circuits Syst I, Reg. Papers, vol. 53, no. 7, pp. 1487–1495, Jul. 2006.
- [9] Neil Weste, Kamran: Principles & Applications of CMOS Logic: Addison-Wesley Publishers (1993).
- [10] James L. Massey: On the Shift register Synthesis & BCH Decoding: IEEE Transactions. Information Theory, Vol IT-15, n.1, pp.122-127, (1969).
- [11] Arshdeep Singh, Oscar Servin, Edward Lee, Lutfi Bustami: 4017 CMOS LED Chaser Counter, A project (2004).
- [12] Timothy Brian Brock: Linear Feedback Shift Registers and Cyclic Codes in SAGE: Rose-Hulman Undergraduate Mathematics Journal, volume 7, number 2, (2006).
- [13] Krishnendu Chakrabarty, Brian Murray, Vikramlyengar: Deterministic Built-in Test Pattern Generation for High-Performance Circuits Using Twisted- Ring Counters: IEEE Journals on VLSI Sytems, Vol 8, Issue 5, pp.633-636, (2000).

- [14] Kazuo Yano: Top down pass-Transistor Logic Design,” IEEE Journal of solid-state circuits, vol-31, No-6, (1996).
- [15] R.Jacob Baker (2010). CMOS: Circuit Design, Layout, and Simulation (3rd ed.). Wiley-IEEE. ISBN 9780470881323, chapter 14, "Dynamic logic gates".
- [16] Kazuo Yano: A 3.8 CMOS 16 * 16 –b multiplier using complementary pass-transistor Logic: IEEE Journal of solid-state circuits, vol-25, No-2,(1990).
- [17] Sung-Mo Kang; Yusuf Leblebici (2003) CMOS digital integrated circuits: analysis and design (3rd ed.), McGraw-Hill ISBN 9780072460537, chapter 9, "Dynamic logic circuits".
- [18] Zhongchuan Yu: An Investigation into the Security of Self-timed Circuits: LFSR design and Implementation, Thesis, Ch-5 (2003)
- [19] Xilinx, Inc., “Efficient Shift Registers, LFSR Counters, and Long Pseudo-Random Sequence Generators”, pdf, date accessed: February 15, 2003, date written: October 11, 2003.
- [20] SalendraGovindarajuluet. al.: Design of High Performance Dynamic CMOS Circuits in Deep Submicron Technology: International Journal of Engineering Science and Technology, Vol. 2(7), (2010).