Effectual Application of a Digital Apparatuses Founded on Embedded Processor

S.NelisaRejin, A.Sana Unita
B.Tech., Electronics & Communication Engineering,
Techno India College of Technology, New Town Mega City, Rajarhat, Kolkata

Abstract

A stimulating task for test engineers are Testing core based System on Chip. To check the whole SOC at a time with determined error treatment, test engineers desire to investigate every one IP-core independently. At rapidity analysis consuming peripheral testers is further costly since of gigahertz processor. The resolution of this proposal is to improve rate capable and malleable test approach for testing digital IP-cores. The projecting theme of the methodology is to use embedded controller to validate the IP-core. The innovative feature is that there is no requisite of test pattern generator and output response analyser as embedded controller achieves the purpose of both. This methodology has numerous benefits such as speed testing, low cost, a smaller amount range overhead and better flexibility mean whileut most of the testing procedure is created by using software.

Keywords: *System on Chip, digital IP-cores, embedded controller, flexibility.*

I. INTRODUCTION

A system on a chip or system on chip is an integrated circuit that incorporates all the constituents of an electronic coordination into a single chip. It might be comprises of digital, analogue, combined-signal functions all are on a single chip material. SoCs are commonly used in the mobile electronics fairfor the reason that of their low power consumption.

A characteristic solicitation is in the range of embedded systems. Those embedded controllers normally have under 100 kB of RAM and frequently indeedare single-chip-systems, however the duration of SoC is usually applicable for more dominant processors, talented of indulging the software such as the Windows and Linux, that needs peripheral memory chips (flash, RAM) to be beneficial, and which are operated with numerous outward peripherals. When it is not possible to create a certain presentation, an alternative is used to comprise a number of chips in a single package and it is called as a system in package.

In huge capacities, SoC is alleged to be further cost-effective than SiP meanwhile it raises the produce of the manufacture and because it's wrapping is modest. System on Chip is a challenging task for testing engineers and it is mainly based on testing core. The intention is that it is difficult to check the System on Chip with complete error analysis. The innovative method is to check the every IP-core independently. IP-core comprises processors, controller, memories, ASICs, and peripherals. Digital IP-cores are also called as easy cores for the reason that these are synthesizable cores inscribed in Hardware Description Language such as Verilog or VHDL. Easy cores permit fusion, employment and path policy stream. Testing is essential for fabrication process in the VLSI technology; meanwhile it confirms the accurate working of the proposal. Testing is finished to sense the liabilities in an occasion of damaged project. In VLSI, a design is verified by compelling provisions into deliberation so that the scheme is reacting permitting to its disclaimers. The elementary value comprises of applying test paths to response of the circuit below test and the yield response is related with the reference mark.

If outcome equals, then the circuit is error free, or else faulty. The similar standard is applied in our testing approach. The traditional methodology is to test the plan afterwards finishing point but present methodology is to test the design at an initial period i.e. at design provisions level. The second has abenefit over the first as it is very cheap and errors are detached at design stage however in the previous it is not possible to do so. FPGA, also known as VLSI motherboard, is preferred for employing IP-Core, provided that flexibility in the proposal. The FPGA method is usually used for circuit simulation. In our proposal embedded controller is executed on FPGA for testing. Altered types of testers are cherished for testing IP-cores. Committed testers are one of them that are used to accomplish at speed testing. Hence those testers are very costly for the reason that of gigahertz processor. The chief components of testers are test configuration generator and amount produced reacting analyser.

In this methodology embedded controller will execute the purpose of both. Therefore this method is cost proficient, and then there is not essential for costly testers. Creating trial structure is

the leading difficult. Trial system creation for controller test necessarily involves the facts of controller information set and instruction format. For a specific error in one of the severance segments is detected, an analysis method is used to trace the defective components inside that segment by testing defective unit autonomously as formerly ended. Then were commend a stretchy testing approach to test the digital IP-core by using FPGA and embedded controller. Mutually afford flexibility as be governed by the software. The analysis time is designed by computing the number of instructions in testing database used to check the core.

II. RELATED WORK

Many research works has been described in Testing of IP-Core. Some of them are discussed as follows as: C.A. Papachristou suggested that the malleable proposal for test approach for analysis a core-based system on chip (SOC). In this microprocessor/memory couples in embedded to check the remaining constituents of the SOC. In this system for the generation of operative databases for the self-test of a processor is defined. At this point ATE is burdened into the memory and test program is created and processor core can accomplish it on every occasion compulsory. FPGA-based fault simulator is defined wherever reconfiguration is implemented by an embedded processor core. The benefit of the projected method is the decreasing of reconfiguration time. The system delivers flexibility meanwhile it is VHDL software constructed and simulations are implemented by the VHDL Simulators. The disadvantage of Software based fault simulation is that it is appropriate computationally widespread. Alternative procedure is to use Hardware based fault model that is faster than software based. Hardware portion is imitated on FPGA.

Suggests an on-line challenging method based on hardware redundancy technique–triple modular redundancy (TMR). A number of methods for analysing comprise Test Pattern Creator and Output Response analyser independently and microprocessor principal as a test controller. These performances have numerous benefits such as at speed analysis, fewer range overhead, and flexibility. The main problem in the test design generation is the test designs with extraordinary error analysis are essential. The anticipated technique can be used to produce test arrays for IP cores, particularly for soft cores.

III. EVALUATION OF THE FRAMEWORK

Test evaluation framework is the first steps that have been developed on the basis of which analysis is implemented. Framework supports in planning the IP-core, to produce the test program, to resolve the test directions to relate and finally, the analysis using controller and FPGA. Test evaluation framework is described as: RTL descriptions are used to perform the VHDL simulation, from the models inputs are taken which are specified to the IP-core i.e. test vectors. The assembler takes the test program transcribed in assembly beside with test routes and heaps it into the program memory of the microcontroller. The test configurations are produced over the simulation as the efforts which are in charge for the practical outputs are engaged. The microcontroller relates test pattern to FPGA and acquires the response, associates with signature to indicate error. The innovative methodology is that there is no need of the Test Design creator and output response analyser as microcontroller performs the function of both.

A. Design And Implementation of An Embedded Controller



Fig 1 Embedded Controller

In this section the scheming enter prise of IP-core is definite, that is going to be examined. Herewith digital IP-core is calculated by the surrounded manager. The IP-Core is strategic in VHDL and then performed on FPGA. The embedded supervisor planned contains of the following fundamental blocks: Calculation and Logic Unit (ALU), Control Unit, Memory unit, Instruction Register. These blocks are described as:

1) Arithmetic and Logic Unit:

An arithmetic logic unit (ALU) is used to perform arithmetic and logical processes on integer binary numbers.

An ALU is a significant structure block of various types of scheming circuits, encompassing the central processing unit of computers, FPUs, and graphics processing units. The contributions to an ALU are the data to be performed on, called operands, and a code signifying the procedure to be

attained; the output is the importance of the performed procedure.

2) ***Database Security:***

The database security, often called the instruction pointer is a processor register that specifies wherever a computer is in its database structure. In extreme processors, the Database Security is amplified after interesting an instruction, and bandages the memory address of the subsequent instruction that would be finished. Directions are regularly drawn consecutively from memory, but control broadcast commands alteration the structure by transmission an original worth in the system. These comprise branches, subroutine needs, and returns. A responsibility that is restricted on the fact of some declaration lets the scheme display a dissimilar structure under changed settings.

3) ***Instruction Register****:*

In computing, an order register is the amount of a CPU's control unit that stocks the instruction presently actuality achieved or decrypted. In modest computer severy instruction to be proficient is burdened into the instruction register which holds it however it is decrypted, decided and ultimately finalized, which can continues frequent stages.

4) ***Memory (RAM)****:*

Random-access memory is a technique of computer data storage. A random-access recollection technique certifications data objects to be recovered. RAM includes multiplexing and de-multiplexing scheme to subordinate the information locations to the lectured loading for analysis or writing the access. Classically additional than one bit of packing is recovered by the comparable address, and strategies regularly have numerous information locations.

5) ***Memory (ROM):***

Read-only memory is a kind of non-volatile memory castoff in computers and other automatic strategies. Information placed in ROM can only be changed progressively, with exertion, or not at all, so it is mainly used to standard firmware or performance software in plug-in containers. Then such recollection can never be changed is a disadvantage in various performances, as infections and security arguments cannot be static, and advanced erections cannot be added.

6) ***Control Unit****:*

The control unit should have the clock and reset signals, a connection to the global bus and lastly all the significant control signals should be connected as output.



Fig 2: Embedded Controller Block Diagram

B. Procedure Analysis

Previous analysis procedure, one necessity identifies the necessity of the suggestion being confirmed. The simple method of examining is connecting dual formations at input and output formations are related with signature. Signature is the expectable or precise answer of the error free circuit. If the production of the circuit beneath experimental competitions with the signature, then the circuit is thought as error free. The matching procedure is used to examine the Digital IP-core. In preceding separation we have prearranged an 8-bit embedded controller and in this separation we attain its analysis. Before analysing the embedded controller by establishing all the simple blocks, we necessity realize their stimulating separately to authorize the noble error experience.

The analysis sequencers are inscribed in assembly language of the embedded controller called macro for entirely the basic blocks. Hence the blocks are verified using macros. Test Paths are useful from the embedded controller to the proposal executed on FPGA and the output of the scheme is specified behind to the embedded controller once more. The output of the scheme is associated with the signature that is deposited in embedded controller and plan is analysed based on the association of the signature and the output. The effort of trial vectors generation, reaction analyser and monitoring the analysis, all is executed by the embedded controller.

Test Vectors are created in virtual casual approach through execution as only that test vectors are deliberated which are in authority for the output reaction. The innovation of the analysis is correct error treatment by applying test vector one after other. After analysing the blocks independently, embedded controller is tested by the same method of testing.

C. Implementation of Triple Modular Redundancy

In this process, triple modular redundancy is an error tolerant method of N-method of redundancy, in this three schemes accomplish a procedure and that effect is administered by a well-known elective structure to create a distinct response. If any one of the three structures flops, the other two structures can

correct and disguise the error. Thus the model can be applied to numerous methods of redundancy, like software redundancy in the procedure of N-version programming, and is usually establish in error tolerant computer systems.

Definite memory practices triple related termination hardware for the reason that triples linkedidleness system is distributing previous than pretence error alteration process. Hence Space satellite establishments regularly perform this technique even although RAM usually uses Hamming mistake alteration method. With the meaning of creation the proposal of terminated and to disguise the mistaken Triple Modular Redundancy is used. It generates the plan dismissed and the error, if any existing in the suggestion, is disguised. In the three imitations of the proposal is castoff and bit wise general vote is performed on the answer of the triplicate circuit as shown in Figure.3.



Fig.3. TMR for Control Unit

In this proposal the TMR is employed on the very important parts i.e. ALU and Control Unit. The three copies of the Control Unit are used to implement in the system. The input to the three Control units is similar and the outputs of the Control units are nourished to the popular voter unit. The purpose of the popular voter is to stretch the response that resembles to almost two of its inputs. Hereafter error if any existent in the Control unit, it will disturb the output meanwhile the other two will disguise its incorrect action is fault masking.



Fig.4: Testing Platform

The one and only restriction is that if the voter is defective then it should redirect in the entire proposal. So that previously we tested that the voter is virgin and error-free. It will cover the faults exist due to Single event upset (SEU), fixed at fault.

Exploration method is used in conforming to TMR to notice the mistaken apparatuses. In analysis technique the answer of all three Control units are linked with the voter answer, if there is any alteration in the input and output, the imperfect section will get recognized. Subsequently that the imperfect constituent will be examined by using instructions that will trace error in the section. The testing platform is as shown in Figure .4

IV. RESULT ANALYSIS

Testing of the numerous segments is achieved by relating the test vectors which are in authority for their processes. The controller will accomplish the set of instructions which are kept in the program memory of ROM. The deposited instruction is hex code 16-bit wide, first 8-bit as opcode and second 8-bit as operand. Opcode is well-defined as the type of process need to be implemented on the operand, where operand is just an 8-bit data. Hence operand is the chief component in ALU as the type of process is achieved on operand.

A portion of period ingesting is there for providing the operand to ALU in each instance. Hence by decreasing the testing time anoriginal process is being established. By calculating germs and assessment routine preciselyan mistake can benoticed.

Likewise testing of other components is executed. Henceforth spending time for testing the memory can be considered and it requires read and write processes at every single address location. Size only demonstrates the testing time of memory. We have premeditated RAM and ROM to create memory testing relaxed, as our foremost purpose is to analyse embedded controller and not memory. A lot of effort

has been working on Memory testing. By keeping some information in the program memory (ROM) of the embedded controller and by performing that information, analysing of embedded controller is executed. At this time the awareness of instruction set is required for making test program.

Table 1 shows the time used for analysing the numerous components. Testing time is considered by computing the number of clock cycles occupied by the testing platform increased by the time occupied to execute one clock cycle. Time taken by the embedded controller depending upon the frequency is working. The speed can be further improved by using microcontroller of higher frequency.

Table 1: Testing Times for Various Modules

Modules	Execution time
ALU	85
Program counter	62
Instruction register	24
memory	195
Control unit	132
Embedded controller	247

Table2 shows the assessment of area and the interruption of the entrenched controller with the TMR technique realized on the two highest blocks i.e. ALU and control unit. The portions get almost gathered due to triplication of the components. Due to smaller size and small price of the semiconductor elements, the hardware deception can be documented at VLSI level. The TMR process is actual advantageous in mistake concealing and determining the error in the suggestion.

The errors are immunized admirably by using responsibility instillationevents and upon analysis; responsibilities are noticed and follow that the responsibility attention.

Table2: Comparison of parameters with and without TMR technique.

parameters	Without TMR	With TMR
Utilized area	115	203
Minimum period	7.225	7.480

The challenging time for together the methods viz. with TMR and deprived of TMR are shown in table 2 and discloses that the same excluding the time essential for responsibility instillation. The time important for mistake injection is preciseless for a circuit and can be deserted for the testing process.

V. CONCLUSION

Our testing methodology effectively tests the Digital modules. By inserting error in this technique, analysis tactic method identifies and detects the faults by using TMR. The suggested procedure has been applied on 8-bit embedded controller as a case study. Nevertheless it can also be employed on any other Digital modules. Hence this procedure need not extra test design generator and output response analyser. Subsequently the testing can be implemented by using embedded controller and FPGA only, our testing method is cost effective, and conquers less area as there is not essential for big testers. As FPGA are simply available, the testing can be achieved by prototyping an IP module, speeder than hardware emulators. The testing approach is also feasible for FPGA as it is field programmable and can be demonstrated. Meanwhile maximum of the testing progression is based on software i.e. testing programs of embedded controller and it can be synthesised.

REFERENCES

[1] E. Sanchez, M. Sonza Reorda, G. Squillero, M. Violante, (2005)"Automatic Generation of Test Sets for SBST of Microprocessor IP Cores" Integrated Circuits and Systems Design, 18th Symposium, pp.74-79.

[2] Delong T.A., Johnson B.W., Profeta J.A, (1996) "A Fault Injection Technique for VHDL Behavioural-Level Models". IEEE Design & Test of Computers, Winter pp. 24-33

[3] C. A. Papachristou F. Martin M. Nourani, (1999) "Microprocessor Based Testing for Core-Based System on Chip" Design Automation Conference, Proceedings 36th, pp.586-591.

[4] Khaled Elshafey and Ahmed Elhosiny, (2006) "On-line testing and diagnosis of Microcontrollers"The Arabian Journal for Science and Engineering, vol.32, No.2C, pp.103-108.International Journal of VLSI design &Communication Systems (VLSICS) Vol.3, No.2, April 2012.

[5] Li chen, Sujit dey, (2001)"Software-Based Self-Testing Methodology for Processor Cores" IEEE transactions on computer-aided design of integrated circuits and systems, vol. 20, No. 3, pp.369-380.

[6] Leos Kafka Ondrej Novak, (2006) "FPGA-based fault simulator" Design and Diagnostics of Electronic Circuits and systems, pp.272-276.

[7] Joydeep Ray, James C. Hoe, (2003) "High-Level Modelling and FPGA Prototyping ofMicroprocessors", Proceedings of the ACM/SIGDA Eleventh International Symposium on Field Programmable Gate Arrays, pp.100-107.

[8] Mansour H. Assaf, Leslie-Ann Moore, Sunil R. Das, Emil M. Petriu, Satyendra N. Biswas, and Altaf Hossain, (2009)"Logic Fault Test Simulation Environment for IP Core-Based Digital Systems" , Circuits and Systems, MWSCAS, 52nd IEEE International Midwest Symposium, pp.1203-1206.

[9] F. Corno, M. Sonza Reorda, G. Squillero, M. Violante, (2001) "On the Test of Microprocessor IP Cores" Design, Automation and Test in Europe, Conference and Exhibition Proceedings, pp.209- 213.

[10] Yervant Zorian, (2000) "Emerging Trends in VLSI Test and Diagnosis", VLSI, Proceedings IEEE Computer Society Workshop", pp.21-27.

[11] N. Kranitis, A. Paschalis, D. Gizopoulos, Y. Zorian, (2002)"Effective Software Self-TestMethodology for Processor Cores" Design, Automation and Test in Europe Conference and Exhibition Proceedings, pp.592-597.

[12] Michael L.Bushnell , Vishwani D. Agrawal "Essentials of electronic testing for digital, memoryand Mixed-signal VLSI circuits"Kluwer Academic Publishers.