Modified radix 12 Multiplier for reducing area of designed circuit with reduce time delay

*Akshay Sharma, #Mr. Dinesh Chand Gupta
**M.Tech. Scholar, #Assistant Professor*
Poornima College of Engineering, Jaipur

Abstract:- *A multiplier utilizing the radix-4 (or adjusted Booth) calculation is exceptionally effective because of the simplicity of incomplete item age, though the radix-8 Booth multiplier is delayed because of the unpredictability of producing the odd products of the multiplicand. In this paper, this issue is eased by the utilization of estimated structures. A surmised 2-bit snake is purposely intended for figuring the total of 1 and 2 of a double number. This snake requires a little territory, a low power and minimum delay. In this manner, the 2-bit snake is utilized to actualize the less critical segment of a recoding adder for creating the triple multiplicand with no conveys spread. In the quest for an exchange off among exactness and power utilization, two marked 12 * 12 bit rough radix-8 Booth multipliers are planned utilizing the surmised recoding snake with and without the truncation of various less critical bits in the halfway items. The proposed surmised multipliers are quicker and more power productive than the precise Booth multiplier. The multiplier with 15-bit truncation accomplishes the best by and large execution regarding equipment and precision when contrasted with other estimated Booth multiplier structures.*

Keywords: *half adder, full adder, multiplier, multiplier, 8*8 radix multiplier, 16*16 radix multiplier.*

I. INTRODUCTION

Arithmetic PC is widely utilized in digital signal processing (DSP) applications. Multipliers are more unpredictable than adders and subtractions, so the Speed of a multiplier as a rule decides the working efficiency of a DSP framework. High accuracy is regularly looked as an exacting pre-required with different system, for example, delay, equipment multiple usability nature and power dissemination of a structure.

A few applications, for example, media processing, acknowledgment and data mining are error tolerant, so an estimated number error unit can be utilized [1].

The plan of an inexact multiplier more often than not manages the completion of fractional items, which is a drawback in its activity [2-6]. Abbreviation of the lower some portion of the incomplete items is a basic estimate plan to decrease the deferral and equipment overhead; such a plan is refer to architecture as fixed-width multiplier.

II. EXISTING SYSTEM

The general methodology of utilizing VOS in blend with ANT for low power is referred to as soft digital signal processing. Delicate DSP frameworks address vitality effectiveness and unwavering quality issues mutually. Since the impact of expanded clock recurrence past a basic recurrence is equivalent to VOS, ANT can likewise be utilized to design high-throughput systems utilizing recurrence over scaling.

Further, ANT can likewise be utilized to relieve the impacts of profound submicron (DSM) noise comprising of grandiose beams, ground bob, crosstalk, or procedure varieties bringing about error tolerant digital signal processing systems [7].

The current method proposed a novel ANT procedure referred to as reduced precision redundancy (RPR) which battles delicate mistakes viably while accomplishing huge vitality investment funds. RPR utilizes a diminished accuracy imitation of a DSP framework [referred to as main DSP (MDSP)] to identify and address the errors happening at the yield of the MDSP system. The current RPR-based ANT system is particular from prediction-based error-control (PEC) or adaptive error-cancellation (AEC) plot.

The RPR model in the ANT designs are planned in a customize way, which are not effectively adopted and repeated. The RPR structures in the ANT design can work in a quick way, however their equipment intricacy is excessively mind blowing. Therefore, the RPR plan in the ANT configuration is as yet the most prevalent structure as a result of its effortlessness.

In any case, receiving with RPR in should even now pay additional zone overhead and power utilization.

III. DISADVANTAGE

1. Hardware complexity.
2. Not easily adopted and repeated.
3. Suffer from errors.
4. The compensation vector is not suitable since insufficient error compensation will occur.
5. It can't perform with lower working supply voltage.
6. Need additional compensation logic gates.

IV. PROPOSED SYSTEM

In proposed system, the systemproposes an easy way is using the fixed-width RPR to replace the full-width RPR block. Using the fixed-width RPR, the computation error can be corrected with lower power consumption and lower area overhead. We take use of probability, statistics, and partial product weight analysis to find the approximate compensation vector for a more precise RPR design.

In order not to increase the critical path delay, the system restricts the compensation circuit in RPR must not be located in the critical path. As a result, the system can realize the ANT design with smaller circuit area, lower power consumption, and lower critical supply voltage. The ANT technique includes both main digital signal processor (MDSP) and error correction (EC) block.

The system proposes an error compensation circuit using a simple minor input correction vector to compensation the error remained. In order not to increase the critical path delay, we locate the compensation circuit in the noncritical path of the fixed-width RPR.

As compared with the full-width RPR design, the proposed fixed-width RPR multiplier not only performs with higher SNR but also with lower circuitry area and lower power consumption.

The system also proposes the fixed-width RPR to replace the full-width RPR block in the ANT design, which can not only provide higher computation precision, lower power consumption, and lower area overhead in RPR, but also perform with higher SNR, more area efficient, lower operating supply voltage, and lower power consumption in realizing the ANT architecture. The system demonstrates our fixed-width RPR-based ANT design in an ANT multiplier.

V. ADVANTAGES

1. The RPR designs in the ANT designs can operate in a very fast manner.
2. It does not need extra compensation logic gates.
3. The proposed fixed-width RPR multiplier performs with higher SNR
4. It can perform with lower circuitry area and lower power consumption.
5. It provides lower power consumption and lower area overhead in RPR.
6. It is more efficient.
7. It can perform with lower operating supply voltage.
8. Accelerate the computation speed as compared with the conventional full-length RPR.



Figure 1.1 Modified radix 12 multiplier

VI. PROPOSED WORK & RESULT ANALYSIS

In this simulation step circuit design of 12*12 multiplier by running the simulation executable, Build the Simulation Executable.

After this step is complete, RTL semantics circuit design will be available with blocks and flip flops.



Figure 1.2 Circuit design of modified 12*12 radix multiplier

After simulation of circuit design the no of occupied slice and no. of 4 input LUTs. Represented RTL semantics with logic gate and flip flops blocks.



Figure 1.3 simulated circuit diagram of multiplier

VII. RESULT ANALYSIS

After simulation of modified approximation multiplier the time delay is 12.598 ns which is very low as comparison with the other multipliers time delay. And area is comparably low with existing multipliers.

Table 4.1
Comparative analysis of proposed design with exiting models of multiplier

Design	Delay	Area	
		No. of 4 input LUTs	**No. of occupied slices**
Radix 8 (16*16)	25.179 ns	773/ 21504	442/10752
Radix 16 (16*16) [8]	25.004 ns	1188/21504	620/10752
Modified radix (12*12)	**12.598 ns**	**1091/21504**	**502/10752**



Figure 1.4 comparative analysis of modified radix 12*12 multiplier

VIII. CONCLUSION

In this paper simulation results shows that the previous approximate recording adders are low of appropriate for a radix-12 booth multiplier then alternative approximate adders.

The recoding adder is extremely vital for the vital path delay of the number. However, the error because of the recoding adder is a lot of vital than the one caused by processing.

Timing Delay is reduced up to 12.598 ns and area of design circuit also reduced 1091 no of occupied slice. That is comparably low with previous multipliers. There is a continuous research on different Radix multipliers. Also, different adders being used can also impact the results to a large extent depending on the scenario and the application. So, there is a scope of analysis to be carried out for the kind of architecture being used for the multiplication depending on the number of bits in the numbers being multiplied or whether they are signed or unsigned numbers.

X. FUTURE WORK

Addition of new modern design multiplier for improves the power of the new design against complex circuit on little cost with less area. In future size of circuit will be reduced and the calculative efficiency will be able to increase optimization technique.

REFERENCES

[1] W. Razia Sultana, Sarat Kumar Sahoo, "Implementation of Cascaded H-Bridge Multilevel Inverter using MATLAB-DSP (ezDSP28335) Interfacing", Research Journal of Applied Sciences, Engineering and Technology 7(17): 3553-3560, 2014

[2] Lan-Da Van, Shuenn-Shyang Wang, and Wu-Shiung Feng, "Design of the Lower Error Fixed-Width Multiplier and Its Application", IEEE Transactions on Circuits and Systems—Ii: Analog and Digital Signal Processing, Vol. 47, No. 10, October 2000.

[3] Xiaolong Ma, Jiangtao Xu, and Guican Chen, "Improved Quantization Error Compensation Method for Fixed-Width Booth Multipliers", Hindawi Publishing Corporation VLSI Design Volume 2014

[4] Aiman Tabassum and Prof. M.T. Hasan, "Efficient Design of Fixed Width Multiplier using Truncation and Error Compensation", International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 Volume: 04 Issue: 04 | Apr -2017.

[5] Jiun-Ping Wang, Shiann-Rong Kuang, "High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications", IEEE Transactions On Very Large Scale Integration (Vlsi) Systems, Vol. 19, No. 1, January 2011

[6] Amudha M and Sivasubramanian K, "Design of Low-Error Fixed-Width Modified Booth Multiplier" International Journal of Electronics and Computer Science Engineering IJECSE, Volume1, Number 2 ISSN- 2277-1956.

[7] P. Lakshmi Neeraja and Ch. Rajesh Babu, "Reliable Low Power Multiplier Design Using Reduced Precision Redundancy by Wallace Architecture," International Journal for Research in Applied Science & Engineering Technology (IJRASET), Volume 6 Issue II, February 2018, ISSN: 2321-9653.

[8] Ila Chaudhary, Deepika Kularia and Romika Choudhary, "Design and Comparison of High Speed Radix-8 and Radix-16 Booth's Multipliers", International Journal of Computer Applications (0975 – 8887) Volume 181 – No.2, July 2018.