

Design of the Parity Preserving Reversible Gate Using Nano QCA

C.H..Devadharshini ^{#1} , R.Divya^{#1} , U.GloryNancy^{#1} , Dr.S.Karthigai Lakshmi^{*2#1} Student &Department of Electronics and Communication&Anna University, SSM Institute of Engineering and Technology,Tamilnadu,India.

^{*2}Professor &Department of Electronics and Communication &Anna University SSM Institute of Engineering and Technology,Tamilnadu,India.

Abstract

The improvements in the computer architecture has been the primary goal of the researchers and designers since new model have made their way. One of the emerging architectures that have made its ground as research area is the concept of reversible logics. Reversible logic suggest the system with zero heat dissipation . It satisfies the work and heat relations according to quantum mechanical effect and coulomb's law.In this paper a reversible gate called parity preserving gate has been designed using QCA technology. The parity preserving reversible gate enables rich fault tolerance features as well as reversibility attributes. It is used in the ALU of processors for higher fault tolerance. The design is verified by comparing the simulation outcome with theoretical values. The proposed model is evaluated and simulated using QCADesigner tool version 2.0.3.

Keywords - Quantum dot Cellular Automata(QCA) , Reversible logic , parity preserving gate , QCADesigner.

I.INTRODUCTION

In nano scale logic design a power consumption is the most challenging area.Hence, there is a raising requirement for a new technology that can provide nano size circuits having lesser power dissipation.QCA offers high device density, low power consumption and high switching speed.[7],[8].Due to these properties quantum gates have been targeted for their enabling roles towards computational reversibility. The limitation of heat dissipation of the computing systems is the main driving force which draws the attention of reversibility. Reversible logic conserves the information which is analogous to conservation of energy and momentum in physics. The inherent of reversibility lead a new frame work that results in zero heat dissipation. Reversibility in QCA is one to one mapping of inputs to outputs.In 1961,Landau suggested that the loss of one bit of information expense greater than are equal to $KT\ln 2$ joules of energy[21]. This suggests the system which are irreversible do not conserve information and are lossy.Further to strength the theoretical concept Bennet derived some important

analysis[24][5].Bennet clock mechanism achieves less than $KT\ln 2$ switching energy dissipation[2][11].Reversibility is a notion which calls for bijective function.It suggest that a backward and forward track both are possible at any time for a system. While designing reversible logic circuits mapping should be taken care as fanout is not allowed.The list of contribution is as follows.

- The building blocks of a reversible system should be individually reversible.
- The number of inputs and outputs has to be always equal.

The emerging concept of reversibility attracts the VLSI designer since CMOS is suffering the issue of power dissipation at nano scale levels[6].The new design if successfully used in designing reversible circuits can lead to ultra low power systems. In this paper a new qca implementation of parity preserving reversible gate is designed using cell minimization techniques.

II BACKGROUND

A. QCA Review

In order to overcome the problem of size reduction in CMOS technology ,Craig Lent and Al introduced a new paradigm of the architecture of calculation called Quantum dot Cellular Automata. QCA cells have been realized through several physical implementations, of those implementation methods semiconductor and metal island are the most promising ones due to their high operation and integration density[9].

This QCA technology composed of array of cells in each one there are four quantum dots.The electrons occupy two diametrically opposed quantum dots.There are two stages of polarization that corresponds to the electrons.When the electrons are in lower left and higher right the polarization is $P=+1$ and when it is in the lower right and higher left the polarization $P=-1$.The planar crossings can also be obtained by using a turned version 450 of a cell.




Fig.1 QCA cell with four quantum dots

The logical information can propagate from the input to the output of the cell by the force of repulsion. The fundamental QCA logic primitives are QCA wire, QCA inverter and QCA majority gate. The binary signal propagates from input to output because of electrostatic interactions. 90° and 45° QCA wires can be used. The QCA inverter is created by orienting the cells at 45° to each other to take opposite polarizations [20], [22].




Fig.2 QCA inverter





Fig.3 QCA wire

B. QCA Clocking

Synchronization and energy restoration are essential for the proper propagation of QCA signal. Those can be obtained by applying specific four phased clocking scheme. There are two types of clocking proposed by Launder and Bennet. The Launder clocking scheme is generally used in circuits. It has four distinct zones switch, hold, release and relax where each zone is shifted by 90° compared the previous zone [15], [16]. The clocking strategies in conjunction with design strategies can lead to the concept of physical reversibility. More over each QCA clock zone consist of atleast two cells to preserve the influence on clock zone.




Fig.4 Clocking in QCA




Fig.5 Clock phase shift in QCA

TABLE I. Operation of QCA clock pulses

Clock pulse	Potential Barrier	Polarization state of the cells
Hold	Held High	Polarized
Switch	Low to High	Polarized
Relax	Low	Polarized
Release	Lowered	Polarized

C. Reversible Computing

Certain amount of energy is wasted when the input bits are destroyed. Reversible logic circuits, avoid energy waste by recovering the energy into the system. Bennet proposed that very low power consumption is possible in logic circuits when it is combined with logic gates [23]. A gate is reversible if each one of the distinct input have distinct output. One of the advantages of the reversible gates is that they are balanced. A circuit combined the reversible gate with no constant inputs satisfies the balance functions [12]. Garbage outputs can be used to satisfy the non balanced functions. Reversible computation analyze the ratio between consumed energy and logical computation. It can be established at logical level by one to one layout between input and output of the circuits [17], [18].

To prevent the destruction of data bits during logical operation, they are designed to reduce power consumption. The data bits in reversible computation are preserved that lead to the development of reversible gate [13].

The reversible gate should have the following characteristics ,

- Minimum garbage outputs.
- Minimum input constants.
- Minimum area.
- Minimum number of gates.

Several reversible gates have been developed. Two important types are Toffoli and Fredklin gate [10].




Fig.6 Reversible gates

Parity Preserving Gate

Parity preserving reversible logic gates are the class of reversible logic gate with additional property which is the parity of input is same as that of output.[1]

This proposed design of Parity Preserving Reversible Gate(PPRG) is designed using multiplexers and Ex-or gate[14].It provide one to one mapping of input and outputs[4].Hence the input signal could be extracted by knowing the output.This validates the reversible property.




Fig.7 Parity Preserving Reversible gate

The fig.8 shows the circuit and its related truth table of PPRG.The output include $P=A \oplus B, Q=AC + \bar{B} \bar{C}, R= \bar{A}C + \bar{B} \bar{C}$,here A,B,C are the inputs[19].

The design satisfies the reversible gate parity preserving capabilities.They are

- Mapping of input to output is bijective.
- Ex-OR of input produces a result equal to Ex-OR of outputs.

Proposed Parity Preserving Reversible Gate[Pprg]

The proposed gate design provides equal parity for each input set and corresponding output set.

Here the new QCA implementation of the PPRG is proposed using cell minimization techniques. The techniques are

- The minimum distance between the adjacent rows of cells is the width of two cells.
- The minimum distance between the adjacent columns of cells is the width of two cells.
- Directly the output and polarizations are fixed in multiplexers and ex-or instead of using extra cells.
- To reduce the area of gate the multiplexers and ex-or gate are aligned one below the other.




Fig.8 Quantum representation of PPRG

IV.RESULT AND DISCUSSION

A. Simulation Parameters

The design implementation and simulation is achieved through QCADesigner 2.0.3[24],[25].The bistable simulation is carried out with 18X18 nm QCA cell.

B.Simulation output of PPRG

The simulation result of the proposed Parity Preserving Reversible Gate is shown in the Fig.10 and the result is compared with the truth table. From Fig.9 shows the input sequence {A,B,C} is {1,1,1}produces the output sequence {P,Q,R} is {0,1,0}.(i.e) when A=1; B=1; C=1; $P=A \oplus B=0; Q=AC + \bar{B} \bar{C}=1; R= \bar{A}C + \bar{B} \bar{C}=0$




Fig.9 Simulation output of PPRG

TABLE II Performance analysis

	Circuit	Cell count	Cell area(μm^2)	Latency
PPRG[1]	Ex-Or	30	9720	3.75
	Mux	48	15552	
	PPRG	170	55080	
Proposed PPRG	Ex-Or	15	4860	3
	Mux	12	3888	
	PPRG	83	26892	

V.CONCLUSION

Energy conserving gate designs allow extension in beneficial direction by embracing reversibility. The PPRG with new QCA implementation has been designed and implemented. The functionality of the circuit is tested and verified using QCA Designer 2.0.3. The performance analysis of the proposed circuit were compared with the previous design .The number of cells and area in QCA layouts are lower compare with the existing design.

In future work the building blocks of ALU and even other circuit like multipliers, shifters etc can be implemented using reversible logic circuits and it can be used in many application in the area of communication for enabling the storage.

REFERENCES

[1] Arman Roohi, Ramtin Zand, Shaahin Angizi and Ronald F. Demara (2016). A Parity Preserving QCA Gate with Self checking cascadable resiliency. DOI:10.1109/TETC.2016.2593634 IEEE Transactions.

[2] A. Roohi, H. Khademolhosseini, S. Sayedsalehi, and K. Navi, "Implementation of reversible logic design in nanoelectronics on basis of majority gates," in Proc. 16th CSI Int. Symp. Comput. Architecture Digit. Syst., 2012.

[3] B. Parhmay, "Fault-tolerant reversible circuits," in Proc. 40th Asilomar- Conf. Signals Syst. Comput., 2006.

[4] B. Sen, M. Dutta, and B. K. Sikdar, "Efficient design of parity preserving logic in quantum-dot cellular automata targeting enhanced scalability in testing," Microelectronics J, vol. 45, , 2014.

[5] B. Sen, M. Dutta, S. Some, and B. K. Sikdar, "Realizing reversible computing in QCA framework resulting in efficient design of testable ALU, ACM J. Emerg. Technol. Comput. Syst., vol. 11, no. 3, 2014, Art. no. 30.

[6] Balijepalli, Hemant. "Design, implementation and test of novel quantum dot cellular automata FPGAs for the beyond CMOS era" These and Dissertations. Paper 260, 2012.

[7] C. S. Lent and P. D. Tougaw, "A device architecture for computing with quantum dots," in Proc. IEEE, vol. 85, no. 4, Apr. 1997.

[8] C. S. Lent and P. Tougaw, "A Device Architecture for Computing with Quantum Dots," Proceeding IEEE, Vol 85, 1997.

[9] C.S Lent, P.D Tougaw, W. Prosd and G.H Bernstein, "Quantum cellular automata" Nanotechnology, vol.4, no 1, 1993.

[10] F. Fredkin and T. Toffoli, Conservative Logic. Berlin, Germany: Springer, 2002.

[11] H. Thapliyal and N. Ranganathan, "Reversible logic-based concurrently testable latches for molecular QCA," IEEE Trans. Nanotechnology, vol. 9, no. 1, Jan. 2010. IBM J. Res. Develop., vol. RD-5, no.3.

[12] J. C. Das and D. De, "Novel Low Power Reversible Binary Increment Design Using Quantum-Dot Cellular Automata," Microprocess Microsyst., 2016

[13] J. C. Das and D. De, "Novel Low Power Reversible Encoder Design Using Quantum-Dot Cellular Automata," Nanoelectron. Optoelectron., vol. 11, 2016.

[14] J. C. Das and D. De, "Optimized Multiplexer Design and Simulation using Quantum Dot-Cellular Automata" Indian Journal of Pure & Applied Physics, Vol 5 Dec. 2016.

[15] J. C. Das, and D. De, "Operational Efficiency of Novel SISO Shift Register Under Thermal Randomness in Quantum-Dot Cellular Automata Design," Microsystem Technologies, 2016, doi:10.1007/s00542-016-3085-y.

[16] J. Huang, M. Momenzadeh, and F. Lombardi, "Design of sequential circuits by quantum-dot cellular automata," Microelectronics Journal, vol. 38, 2007.

[17] J. Huang, X. Ma, and F. Lombardi, "Energy Analysis of QCA Circuits for Reversible Computing," Sixth IEEE Conference on Nanotechnology, June 2006. K. Walus, T. J. Dysart, G. A. Jullien, and R.A. Budiman, "QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata," IEEE Trans. on Nanotechnol., vol. 3, 2004.

[18] K. Das and D. De, "Characterization, Test and Logic Synthesis of Novel Conservative & Reversible Logic Gates for QCA," Int. Journal of Nanoscience, vol. 9, 2010.

[19] K. Sridharan, Vikramkumar Pudi, "Design of arithmetic circuits in Quantum dot Cellular Automata Nanotechnology" Book Studies in Computational Intelligence Volume 599, 2015.

[20] M. Gladshtein, "Design and simulation of novel adder/subtractors on quantum-dot cellular automata: Radical departure from Boolean logic circuits," Microelectronics Journal, vol. 44, 2013.

a. pp. 183–191, 1961.

[21] R. Landauer, "Irreversibility and heat generation in the computing process,"

[22] R. Zhang, K. Walus, W. Wang, and G. A. Jullien, "A method of majority logic reduction for quantum cellular automata," IEEE Trans. Nanotechnol., vol. 3, 2004.

[23] T. Toffoli, "Reversible Computing," Lab. Comput. Sci., Massachusetts Inst. Technol., Cambridge, MA, Tech. Memo 1980. Theory Appl., vol. 24, no. 1–3, 2008.

[24] X. Ma, J. Huang, C. Metra, and F. Lombardi, "Reversible gates and testability of one dimensional arrays of molecular QCA," J. Electron. Testing:

[25] X. Ma, J. Huang, C. Metra, and F. Lombardi, "Testing reversible 1D arrays of molecular QCA," In: Proc. IEEE intl. symposium on defect and fault tolerance in VLSI systems, Oct, 2006.