Power Quality Analysis of Three Phase Voltage Source Inverter using various SVPWM switching schemes

Anbarasan.P¹, Ramkumar.S², Thamizharasan.S³

^{1, 2,3} Dept. of Electrical and Electronics Engineering,
¹ St.Joseph's College of Engineering, OMR, Chenaai, Tamilnadu, India.
²New Horizon College of Engineering, Bangalore, India.
³ Saranathan College of Engineering, Trichy, Tamilnadu, India.

¹p.anbarasan@gmail.com, ²ramme04@gmail.com, ³thamizharasan.s@gmail.com

Abstract — Voltage Source Inverters (VSI) are employed for variable voltage/ variable frequency adjustable speed drives. The Space Vector Pulse Width Modulation (SVPWM) scheme when applied to VSIs, it improves the effective dc bus utilization and lowers the Total Harmonic Distortion (THD). It also takes care of Electro Magnetic Interference (EMI) reduction, switching loss minimization and better spreading of harmonic spectrum. There are six different SVPWM schemes applied to VSIs are discussed in this paper and its THD spectrum for each scheme using Matlab/Simulink environment is depicted. The simulation results are validated with a prototype using Spartan 3E Field Programmable Gate Array (FPGA) board.

Keywords — Voltage Source Inverters (VSI), Space vector switching pattern, Total Harmonic Distortion (THD), Digital pulses.

I. INTRODUCTION

In recent years, Space Vector Pulse Width Modulation (SVPWM) technology finds widespread applications in the filed of power electronics and electrical drives [1,2]. The dc utilization ratio in SVPWM scheme is very much increased, which is 70.7% of dc link voltage when compared to Sinusoidal Pulse Width Modulation (SPWM). The SVPWM scheme lowers the switching loss, maximizes the dc bus utilization and reduces the harmonic content in the output voltage.

The multi-sampled SVPWM scheme improves the performance of three phase VSIs. FGPGA based SVPWM pulse generation methodology is the mostly used digital platform for generating pulses for three phase VSI. It's become more popular because of its better performance, faster rate and low cost [3, 4]. The lower order harmonics of the output voltage in

VSI very much reduced in FPGA based SVPWM platform.

The researchers have been striving hard to develop a new SVPWM strategy for Voltage Source Inverters [5-9]. This paper deals with six SVPWM schemes for three phase VSI shown in Fig.1. The simulation is carried out in Matlab/Simulink and output voltage FFT analysis is done to find the THD of the each scheme. The SVPWM pulses for the VSI are realised using Spartan 3E FPGA.

II. SVPWM GENERATION

The three phase quantities are represented in two dimensional vectors (α , β) plane for Space Vector Pulse Width Modulation (SVPWM) strategy based VSI. In space vector, output voltage of inverter is rotating in clockwise direction with notation V as shown in Fig.2



Fig.1. FGPA pulse switched 3¢ VSI



The SVPWM generation is realized by determining two phase quantities and time duration of each transistor. The Clark's transformation has been applied in the stationary reference frame to find the magnitude and angle of rotating vector [9]

$$\begin{bmatrix} V_{\alpha} \\ V_{\beta} \end{bmatrix} = \frac{2}{3} \begin{bmatrix} 1 & -0.5 & -0.5 \\ 0 & \frac{\sqrt{3}}{2} & -\frac{\sqrt{3}}{2} \end{bmatrix} \begin{bmatrix} V_{\alpha} \\ V_{\mu} \\ V_{\alpha} \end{bmatrix}$$
$$|V_{ref}| = \sqrt{V_{d}^{2} + V_{q}^{2}}$$
$$t_{1} = t_{z} \alpha \frac{\sin(\pi/3 - \alpha)}{\sin(\pi/3)}$$
$$t_{2} = t_{z} \alpha \frac{\sin(\alpha)}{\sin(\pi/3)}$$
$$t_{0} = t_{z} - t_{1} - t_{1}$$
Where
$$0 \le \alpha \le 60$$
$$t_{z} = \text{Switching Time}$$

The six switching patterns are introduced and corresponding timing instants of upper switches for each sector is presented in Table 1 and Table 2. The symmetry nature and arrangement vector of first pattern helps to reduce the PWM switching timings. In the second pattern, null vector [0 0 0] has been fixed to for all the six sectors and number of switching per will be less. All the sectors of third pattern has been assigned with the null vector [1 1 1]. In the fourth pattern, the sequence of the non-zero voltage vectors remains unchanged within the sector. The sector 1,3,5 has been assigned with Null vector [1 1 1] and sector 2,4,6 has been with null vector [0 0 0]. The null vectors in the fourth pattern are interchanged for the sectors as in that case of fifth pattern in the sense null vector [1 1 1] is fixed for the sector 2,4 and 6 and $[0\ 0\ 0]$ is fixed for 1,3 and 5. In sixth pattern, null vector is not used for any of the six sectors.

Table I SWITCHING TIMING INSTANT FOR EACH SECTOR OF UPPER SWITCHES (PATTERN I, II AND II)

Sec tor	Pattern I	Pattern II	Pattern III
1	Sw1=t1+t2+t0/2 Sw3=t2+t0/2 Sw3=t0/2	Sw1=t1+t2 Sw3=t2 Sw3=0	$\begin{array}{c} Sw_1 = t_1 + t_2 + t_0 \\ Sw_3 = t_2 + t_0 \\ Sw_3 = t_0 \end{array}$
2	$S_{W1}=t_1+t_0/2$ $S_{W2}=t_1+t_2+t_0/2$ $S_{W2}=t_0/2$	Su1=t1 Su3=t1+t2 Su3=0	$\begin{array}{c} S_{W1} = t_1 + t_0 \\ S_{W3} = t_1 + t_2 + t_0 \\ S_{W3} = t_0 \end{array}$
3	$S_{W1}=t_0/2$ $S_{W1}=t_1+t_2+t_0/2$ $S_{W3}=t_2+t_0/2$	$S_{W2}=0$ $S_{W2}=t_1+t_2$ $S_{W2}=t_2$	$Sw_1=t_0$ $Sw_2=t_1+t_2+t_0$ $Sw_3=t_2+t_0$
4	$\begin{array}{l} S_{W1}=t_0/2\\ S_{W3}=t_1+t_0/2\\ S_{W3}=t_1+t_2+t_0/2 \end{array}$	$S_{W1}=0$ $S_{W3}=t_1$ $S_{W3}=t_1+t_2$	$\begin{array}{c} Sw_1 = t_0 \\ Sw_3 = t_1 + t_0 \\ Sw_3 = t_1 + t_2 + t_0 \end{array}$
5	Sw1=t2+ta/2 Sw3=ta/2 Sw3= t1+t2+ta/2	Sw1=t2 Sw2=0 Sw3= t1+t2	$Sw_1=t_2+t_0$ $Sw_3=t_0$ $Sw_3=t_1+t_2+t_0$
6	$S_{W1}=t_1+t_2+t_0/2$ $S_{W3}=t_0/2$ $S_{W3}=t_1+t_0/2$	$Su_1=t_1+t_2$ $Su_3=0$ $Su_3=t_1$	$Sw_1=t_1+t_2+t_0$ $Sw_3=t_0$ $Sw_5=t_1+t_0$

Table II SWITCHING TIMING INSTANT FOR EACH SECTOR OF UPPER SWITCHES (PATTERN III AND IV)

Sector	Pattern IV	Pattern V	Pattern VI
1	$S_{W1}=t_1+t_2+t_3/2$	Su1=t1+t2	Sw1=t1+t2
	$S_{W3}=t_2+t_3$	Su2=t2	Sw1=0
	$S_{W3}=t_2+t_3$	Su2=0	Sw1=t
2	Sw1=t1	Sw1= t1+t0	$S_{W1} = t_1 + t_0$
	Sw1=t1+t2	Sw3= t1+t2+t0	$S_{W2} = t_2$
	Sw1=0	Sw3= t0	$S_{W2} = t_0$
3	$Sw_1=t_0$	$Su_1=0$	$Sw_1=t_1$
	$Sw_1=t_1+t_2+t_0$	$Su_1=t_1+t_2$	$Sw_1=t_1+t_2$
	$Sw_2=t_2+t_0$	$Su_2=t_2$	$Sw_2=0$
4	$S_{W1}=0$ $S_{W2}=t_1$ $S_{W3}=t_1+t_2$	$\begin{array}{l} S_{W1} = t_{0} \\ S_{W3} = t_{1} + t_{0} \\ S_{W3} = t_{1} + t_{1} + t_{0} \end{array}$	$S_{W2}=0$ $S_{W2}=t_1+t_2$ $S_{W2}=t_2$
5	$S_{W1}=t_2+t_0$	Swi=t2	$S_{W1}=0$
	$S_{W3}=t_1$	Swj=0	$S_{W2}=t_1$
	$S_{W3}=t_1+t_2+t_0$	Swj= t1+t2	$S_{W2}=t_2+t_2$
6	Sw1=t1+t2	$Su_1 = t_1 + t_2 + t_0$	$S_{W1}=t_2$
	Sw1=0	$Su_3 = t_0$	$S_{W2}=0$
	Sw1= t1	$Su_3 = t_1 + t_0$	$S_{W2}=t_1+t_0$

III. SIMULATION RESULTS

The three phase VSI using six SVPWM patterns is simulated for a switching frequency of 1 KHz to attain an output voltage of 200V with a balanced resistive load. The Matlab simulation model includes the sector calculation, timing calculation, switching sequence, control signals and inverter. The output voltage of SVPWM modulation using the first pattern is shown in Fig.3 The variations in the output voltage harmonic spectra for the all six patterns is depicted in Fig.4 to Fig.9. It is observed that the first pattern of output voltage contains lower harmonic content and higher fundamental voltage.



Fig.3. Phase Votlage Waveform for Pattern I



Fig.4. Phase Votlage spectrum for Pattern I



Fig.5. Phase Votlage spectrum for Pattern II



Fig.6. Phase Votlage Waveform for Pattern III



Fig.7. Phase Votlage Waveform for Pattern IV



Fig.8. Phase Votlage Waveform for Pattern V



Fig.9. Phase Votlage Waveform for Pattern VI

IV. EXPERIMENTAL RESULTS

The SVPWM pulses generated using the FPGA based system generator is applied to a prototype model of a three phase inverter. The phase voltage waveform and its spectrum for all six patterns are captured through Tektronix TPS 2024 storage oscilloscope depicted in Fig. 10 to Fig.21. The experimental results authenticate the simulation results and thus validating the different SVPWM patterns for the three phase VSI.



Fig.10. Phase Votlage waveform for Pattern I



Fig.11. Phase Votlage spectrum for Pattern I



Fig.12. Phase Votlage waveform for Pattern II



Fig.13. Phase Votlage spectrum for Pattern II



Fig.14. Phase Votlage waveform for Pattern III



Fig.15. Phase Votlage spectrum for Pattern III



Fig.16. Phase Votlage waveform for Pattern IV



Fig.17. Phase Votlage spectrum for Pattern IV



Fig.18. Phase Votlage waveform for Pattern V



Fig.19. Phase Votlage spectrum for Pattern V



Fig.20. Phase Votlage waveform for Pattern VI



Fig.21. Phase Votlage spectrum for Pattern V

V. CONCLUSION

A model of space vector modulated three phase inverter is developed using MATLAB/ Simulink software. To facilitate the digital implementation of SVPWM scheme for three-phase inverter application, a compact algorithm using FPGA has been developed to generate different patterns. It is observed from the result that first scheme of SVPWM utilizes more dc link voltage and acquire less harmonic content.

REFERENCES

- P.W. Hammond, "A new approach to enhance power quality for medium voltage ac drives", IEEE Transaction on Industrial Application, vol.33, no.1, pp.202-208,1997.
- [2] V.T Somasekhar, K.Gopakumar, Andre Pitter, V.T.Ranganathan, "A Novel PWM strategy for a Dual Two level Inverter Fed Open-end Winding Induction Motor Drive", PEDS'2001.
- [3] Susovan Mukhopadhyay, Sujit K. Biswas and Nirmal K. Deb, "A Simple Sector Independent Space Vector Modulation using DSP Processor", IJPEDS, Vol.2, No.3, September 2012, pp. 297-304.
- [4] Ying-Yu Tzou, Hau-Jean Hsu, "FPGA realization of spacevector PWM control IC for three-phase PWM inverters", IEEE Transactions on Power Electronics, Vol. 12, No. 6, Nov 1997, pp. 953-963
- [5] Jae Hyeong Seo, Chang Ho Choi, and DongSeok Hyun, "A New Simplified Space-Vector PWM Method for Three-Level Inverters" IEEE Transactions on Power Electronics, Vol. 16, No. 4, July 2001
- [6] Zeliang Shu, Jian Tang, Yuhua Guo and Jisan Lian, "An Efficient SVPWM Algorithm With Low Computational Overhead for Three-Phase Inverters", IEEE Transactions on Power Electronics, Vol. 22, No. 5, September 2007.
- [7] Shao-Liang An, Xiang-Dong Sun, Qi Zhang, Yan-Ru Zhong and Bi-Ying Ren, "Study on the Novel Generalized Discontinuous SVPWM Strategies for Three-Phase Voltage Source Inverters", IEEE Transaction on Industrial Informatics, Vol 9,No 2, pp.781-789,2013.
- [8] A.K.Gupta, and A.M.Khambadkone,2006, "A space vector PWM scheme for multilevel inverters based on two-level space vector PWM", IEEE Transaction on Industrial Electronics, vol.53, no.5, pp.1631-1639,2006.
- [9] D.Rathnakumar, J.Lakshmana Perumal and T.Srinivasan, "A New Software Implementation of Space Vector PWM" Proceeding of Southeast Con IEEE Conference, 2005.