

VLSI Implementation of CDMA system Using Vedic Multiplier based on Urdhva–Tiryakbhyam Sutra

¹Ajith Kumar.G, ²Mr. G.Kanagaraj
¹PG Scholar , ²AP/ECE , AVS Engineering college

Abstract

This paper anticipated the design of a novel Vedic Multiplier using the techniques of Ancient Indian Vedic Mathematics that have been modified to improve performance of CDMA communication system . Code-division multiple access (CDMA) is a channel access method used by various radio communication technologies. CDMA is an example of multiple access, where several transmitters can send information simultaneously over a single communication channel. A high speed CDMA system depends greatly on the multiplier as it is one of the key hardware blocks in most digital signal processing system as well as in general processors. Currently the speed of the multipliers is limited by the speed of the adders used for partial product addition. In this paper, we proposed an 8-bit multiplier using the new methodology of Vedic Mathematics called as Urdhva-Tiryagbhyam sutra which is used for generating the partial products. The partial product addition in Vedic multiplier is realized using carry-skip technique. This paper depicts the design of an efficient 8×8 binary arithmetic multiplier by using Vedic Mathematics. From various multiplication techniques, Urdhva-Tiryagbhyam sutra is being implemented because this sutra is applicable to all cases of algorithms for N×N bit numbers and the minimum delay is obtained. A 4×4 Vedic Multiplier is designed using 9 –full adder and a special 4-bit adder which is having reduced delay. Then 8-bit multiplier is designed using four 4-bit multiplier and 3-ripple carry adder. Then 8×8 Vedic Multiplier is coded in VHDL, synthesized and simulated using Xilinx ISE8.2 Software. Finally the objective of this paper lies in design of an efficient vedic multiplier using Urdhva–Tiryakbhyam Sutra in VHDL Environment.

I. INTRODUCTION

Code Division Multiple Access (CDMA) is a sort of multiplexing that facilitates various signals to occupy a single transmission channel. It optimizes the use of available bandwidth. The technology is commonly used in ultra-high-frequency (UHF) cellular telephone systems, bands ranging between the 800-

MHz and 1.9-GHz. Code Division Multiple Access system is very different from time and frequency multiplexing. In this system, a user has access to the whole bandwidth for the entire duration. The basic principle is that different CDMA codes are used to distinguish among the different users. Techniques generally used are direct sequence spread spectrum modulation (DS CDMA), frequency hopping or mixed CDMA detection (JDCDMA). Here, a signal is generated which extends over a wide bandwidth. A code called spreading code is used to perform this action. Using a group of codes, which are orthogonal to each other, it is possible to select a signal with a given code in the presence of many other signals with different orthogonal codes.

CDMA allows up to 61 concurrent users in a 1.2288 MHz channel by processing each voice packet with two PN codes. There are 64 Walsh codes available to differentiate between calls and theoretical limits. Operational limits and quality issues will reduce the maximum number of calls somewhat lower than this value. In fact, many different "signals" baseband with different spreading codes can be modulated on the same carrier to allow many different users to be supported. Using different orthogonal codes, interference between the signals is minimal. Conversely, when signals are received from several mobile stations, the base station is capable of isolating each as they have different orthogonal spreading code.

A multiplier is one of the key hardware blocks in most digital signal processing (DSP) systems. Typical DSP applications where a multiplier plays an important role include digital filtering, digital communications and spectral analysis (Ayman.A et al (2001)). Many current DSP applications are targeted at portable, battery-operated systems, so that power dissipation becomes one of the primary design constraints. Since multipliers are rather complex circuits and must typically operate at a high system clock rate, reducing the delay of a multiplier is an essential part of satisfying the overall design.

Multiplications are very expensive and slows the overall operation. The performance of many computational problems are often dominated by the speed at which a

multiplication operation can be executed. Consider two unsigned binary numbers X and Y that are M and N bits wide, respectively

Related work

Ren Der Chen briefly describe two designs of low-error fixed-width sign-magnitude parallel multipliers and two's-complement parallel multipliers for digital signal processing applications are presented. Swartzlander, Jr. presented a technique for parallel multiplication which computes the product of two numbers by summing only the most significant columns of the multiplication matrix, along with a correction constant

II. EXISTING SCHEME

We target the design of power-error efficient multiplication circuits. We differ from the previous works by exploring approximation on the generation of the partial products. The proposed method can be easily applied in any multiplier architecture without the need for a special design, in contrast to related works. In addition, the error imposed by perforation depends only on the configuration parameters and, in contrast to existing work, can be analytically calculated without the need for exhaustive simulations.

$$A \times B = \sum_{i=0}^{n-1} A b_i 2^i, \quad b_i \in \{0, 1\}.$$

$$A \times B|_{j,k} = \sum_{\substack{i=0, \\ i \notin [j, j+k)}}^{n-1} A b_i 2^i, \quad b_i \in \{0, 1\}.$$

The partial product perforation method for the design of approximate hardware multipliers is described. Consider two n-bit numbers A and B. The result of their multiplication $A \times B$ is obtained after summing all the partial products $A b_i$, where b_i is the i th bit of B. Thus the partial product perforation technique omits the generation of k successive partial products starting from the j th one. A perforated partial product is not inserted in the accumulation tree, and hence n full adders can be eliminated. Applying the product perforation with j and k configuration values on the multiplication, $A \times B$ produces the approximate result. For each architecture, the dot diagrams of the accurate and the respective perforated tree are presented. The dots represent the bits of the partial products that have to be accumulated, while the stages represent the delay of the reduction process followed by each tree. The dashed boxes with four dots are 4:2 compressors, those with three are full adders and those with two are either full- or half-adders.

Through the proposed approximation technique, the power, area, and delay of the multiplication circuit are decreased, making, though, the computation imprecise. The higher the order of a perforated partial product, the greater the error imposed at the final result

III. PROPOSED SYSTEM

This paper anticipated the design of a novel Vedic Multiplier using the techniques of Ancient Indian Vedic Mathematics that have been modified to improve performance. A high speed processor depends greatly on the multiplier as it is one of the key hardware blocks in most digital signal processing system as well as in general processors. Currently the speed of the multipliers is limited by the speed of the adders used for partial product addition. In this paper, we proposed an 8-bit multiplier using the new methodology of Vedic Mathematics called as Urdhva-Tiryagbhyam sutra which is used for generating the partial products. The partial product addition in Vedic multiplier is realized using carry-skip technique. This paper depicts the design of an efficient 8x8 binary arithmetic multiplier by using Vedic Mathematics. From various multiplication techniques, Urdhva-Tiryagbhyam sutra is being implemented because this sutra is applicable to all cases of algorithms for $N \times N$ bit numbers and the minimum delay is obtained. A 4x4 Vedic Multiplier is designed using 9 full adder and a special 4-bit adder which is having reduced delay.

Vedic mathematics is the name given to the ancient system of mathematics which was rediscovered from the Vedas. In compare to conventional mathematics Vedic mathematics is simpler and easy to understand. Swami Bharati Krishna Tirthaji Maharaj (1884-1960), re-introduced the concept of ancient system of Vedic mathematics.

The word 'Vedic' is resultant from the word 'Veda' which means the store-house of all knowledge. Vedic mathematics includes sixteen-sutras or formulae and thirteen sub-sutras. Various applications of Vedic mathematics includes theory of numbers, compound multiplication, algebraic operation, calculus, squaring, cubing, cube root, simple quadratic, coordinate geometry and wonderful Vedic Numeric Code.

Vedic mathematics is a domain which presents various effective algorithms that can be applied in different branches of engineering such as digital signal processing and computing. Most common multiplication algorithms in math coprocessor are array and booth multiplication algorithm. Due to the parallel calculation of the partial products the array multiplier takes less computation time. For high speed multiplication large booth arrays having partial sum and carry register is required.

4-Bit Multipliers The 4×4 Vedic multiplier in binary is implemented by using VERILOG code. In order to reduce the delay of 4×4 multiplier, it is designed by using nine full adders and a 4-bit special adder.




Fig: Architecture of 4×4 Vedic Multiplier Special Adder in 4*4 multiplier




Fig: Architecture of 4-Bit special adder.

In the figure A,B,C,D are four inputs. C0 and C1 are LSB and MSB of carry outputs respectively and Sum is the sum of four inputs. The Boolean expressions for the same are given below. $Sum = p \oplus q \oplus r \oplus s$
 $c_0 = ((\text{NOT } q) \text{ AND } s) \text{ OR } (r \text{ AND } (\text{NOT } s)) \text{ OR } (q \text{ AND } (\text{NOT } r))$
 $c_1 = p \text{ AND } q \text{ AND } r \text{ AND } s$

UrdhvaTiryakbhyam method

It is another method used for multiplication of complex number. UrdhvaTiryakbhyam method means —vertically and crosswise. Vertically means straight above multiplication and crosswise means diagonal multiplication and taking their sum. It has advantage

that it reduces the multi bit multiplication into single bit multiplication and addition. This results in generation of all the partial products in one step which further reduces carry propagation that occurs from LSB to MSB during the process of addition. We can either implement this sutra starting from right hand side or from left hand side.

The straight above multiplication and diagonal multiplication and taking their addition in UrdhvaTiryakbhyam method in case of two four bit numbers a and b can be better understood from step 1 to step 7 as shown in figure below.




Fig : Line diagram of UrdhvaTiryakbhyam Sutra (method) for 4 x 4 binary number multiplication.

Let us take an example of two four bit binary numbers a and b by applying vertically and crosswise method to it, as shown in figure.

$$\begin{aligned}
 p_0 &= a_0b_0 \text{ ----- (I)} \\
 s_1p_1 &= a_1b_0 + a_0b_1 \text{ ----- (II)} \\
 s_2p_2 &= s_1 + a_2b_0 + a_1b_1 + a_0b_2 \text{ ----- (III)} \\
 s_3p_3 &= s_2 + a_3b_0 + a_2b_1 + a_1b_2 + a_0b_3 \text{ ----- (IV)} \\
 s_4p_4 &= s_3 + a_3b_1 + a_2b_2 + a_1b_3 \text{ ----- (V)} \\
 s_5p_5 &= s_4 + a_3b_2 + a_2b_3 \text{ ----- (VI)} \\
 s_6p_6 &= s_5 + a_3b_3 \text{ ----- (VII)}
 \end{aligned}$$

From equation no. (I) to (VII), the final result can be obtained as $s_6p_6p_5p_4p_3p_2p_1p_0$.

IV. IMPLEMENTATION RESULTS

A. Existing system:

Parameter Name	Module	Implementation State	Synthesized
Target Device:	xc3s100e-5vq100	• Errors:	No Errors
Product Version:	ISE 12.1	• Warnings:	89 Warnings (87 new)
Design Goal:	Balanced	• Routing Results:	
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	
Environment:	System Settings	• Final Timing Score:	

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices		87	960
Number of 4 input LUTs		156	1920
Number of bonded IOBs		32	66

Detailed Reports					
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Wed May 15 07:45:33 2019	0	89 Warnings (87 new)	0
Transition Report					
Map Report					
Place and Route Report					

B. Proposed System:

Parameter Name	Module	Implementation State	Synthesized
Project File:	v2x.vise	Parser Errors:	No Errors
Module Name:	filterir	Implementation State:	Synthesized
Target Device:	xc3s100e-5vq100	• Errors:	No Errors
Product Version:	ISE 12.1	• Warnings:	51 Warnings
Design Goal:	Balanced	• Routing Results:	
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	
Environment:	System Settings	• Final Timing Score:	

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices		81	960
Number of 4 input LUTs		142	1920
Number of bonded IOBs		32	66


Detailed Reports					
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Wed May 15 07:46:24 2019	0	51 Warnings (36 new)	0
Transition Report					
Map Report					

The proposed has been simulated and the synthesis report can be obtained by using Xilinx ISE 12.1i. The various parameters used for computing existing and proposed systems with Spartan-3 processor are given in the table 7.1.

s.no	Parameter	Existing	Proposed
1	Slice	87	81
2	lut	156	142

V. PERFORMANCE ANALYSIS

The Figure given below is shown that there is a considerable reduction in time and area based on the implementation results which have been done by using Spartan-3 processor. The proposed algorithm significantly reduces area consumption when compared to the existing system.



VI. CONCLUSION

Multiplier is basic key component of CDMA system. The proposed Vedic Multiplier circuit using Urdhva-Tiryakbhyam Sutra can be implemented in arithmetic and logical units of a DSP processor replacing the traditional circuits. Generally the Vedic multipliers are much faster than the conventional multipliers. This gives us scheme for hierarchical multiplier design. So the design density gets condensed for inputs of large no of bits and modularity gets augmented. In summary, embodiments of the investigation provided in this work have led to the design of vedic multiplier for binary numbers using Urdhva-TiryakbhyamSutra. Urdhvatiryakbhyam, Nikhilam and Anurupye sutras are such vedic Sutras which can reduce the delay, power and hardware requirements for multiplication of numbers. Hence the designed multiplier can be used in various applications like digital signal processing, VLSI Signal Processing, encryption and decryption algorithms in cryptography etc. The proposed design can further be implemented for 16x16, 32x32 multipliers and their performance comparison with the help of FPGA.

REFERENCES

- [1]. AmritaNanda,"Design and Implementation of Urdhva-Tiryakbhyam Based Fast 8×8 Vedic Binary Multiplier"IJERT, ISSN: 2278-0181,Vol. 3 Issue 3, March – 2014
- [2]. Poornima M, Shivaraj Kumar Patil, Shivukumar, ShridharKP,Sanjay H, "Implementation of Multiplier Using Vedic Algorithm", JITEE, ISSN:-2278-3075, Volume-2, Issue-6,May-2013.
- [3]. Premananda B.S, Samarth S. Pai, Shashank B, ShashankS.Bhat, "Design and Implementation of 8-bit Vedic Multiplier", IJAREEIE, Vol.2, Issue 12, ISSN: 2320-3765, Dec-2013.
- [4]. Anju& V.K. Agrawal,"FPGA Implementation of Low Power and High Speed Vedic Multiplier using Vedic Mathematics", IOSR-JVSP , e-ISSN: 2319 – 4200 ,2, Issue 5 (May. – Jun. 2013), PP 51-57
- [5]. Booth, A.D., "A signed binary multiplication technique," Quarterly Journal of Mechanics and Applied Mathematics, vol. 4, pt. 2, pp. 236– 240, 1951
- [6]. Jagadguru,Swami Sri Bharath, KrsnaTirathji, "Vedic Mathematics or Sixteen Simple Sutras From The Vedas", MotilalBanarsidas, Varanasi(India),1986
- [7]. Mrs. M. Ramalatha, Prof. D. Sridharan, "VLSI Based High Speed Karatsuba Multiplier for Cryptographic Applications Using Vedic Mathematics", IJSCI, 2007.
- [8]. L. Ciminiera and A. Valenzano, "Low cost serial multipliers for high speed specialised processors," Computers and Digital Techniques, IEEE Proc., vol. 135.5, 1988, pp. 259-265.
- [9]. P. Verma, K.K. Mehta, "Implementation of an efficient multiplier based on Vedic Mathematics using EDA Tool", International Journal of Engineering and Advance Technology (IJEAT) ISSN : 1 (5), 2012, 2249-8958.
- [10]. Harpreet Singh Dhillon and AbhijitMitra, "A Reduced-Bit Multiplication Algorithm for Digital Arithmetics", International Journal of Computational and Mathematical Sciences 2.2 @ www.waset.orgSpring2008
- [11]. P. D. Chidgupkar and M. T. Karad, "The Implementation of Vedic Algorithms in Digital Signal Processing", Global J. of Engg. Edu, Vol.8, No.2, 2004, UICEE Published in Australia