

Carry Select Adder using Brent Kung Adder

P. Priyanka¹, P. Anjaneya², O. Homakesav³, G.K.Rajini⁴

P.G Student Research Scholar, Research Scholar, Associate Prof.

AITSSchool of Electronics Engineering, School of Electronics Engineering, School of Electrical Engineering Kadapa, India VIT University, Vellore, India, VIT University, Vellore, India VIT University, Vellore, India

Abstract

Carry select adder is a precise way to appliance an adder where the carry select adder is the best adder for performing the arithmetic operation because it has the high speed and which requires more area and power.

In the existing system we use the double ripple carry adder and then we use the binary to excess-1

The Brent kung adder decreases the delay and diminishes area.

Keywords- linear Brunt kung carry select adder, square Root brunt kung carry select adder, modified square root brunt kung carry select adder; less gate counts; 4- bit brunt kung adder; 4-bit binary to excess-1 converters.

I. INTRODUCTION

Adders are the combinational circuits which can perform addition of binary bit. In processors it is used to analyze addresses, table indices, and similar operation. It can be shaped for many numerical illustrations, such as binary coded decimals or excess-3.[1]

We have different adders such as half adders, full adders, ripple adder, carry select adders, carry save adders. In the carry select adder it has ripple carry adders where it created with full adders. Full adders consist of two half adders and it is a combinational circuit that has 3 inputs bits to generate a sum bit and a carry bit full adder is usually a component in cascade of adders[1], [2]. where as half adder has two inputs and two outputs.[3]

To compute sum and carry below the category of high speed adders originates in carry select adders. Basic CSLA consists of 2 RCA with different input carry that is carry in = 0 and carry in = 1 and sum is pre-evaluated for both carry in parallel. To select one of the output sum based on output carry of the previous stage using multiplexer. Adders uses multiples pairs of RCA and it occupies more area.

Instead of RCA with carry in = 0 to obtained LBKCSLA the fundamental idea of this task is to use

brunt kung adder so it reduces the chip area and over all computation delay.

By having different size groups of BKA and RCA in LBKCSLA. SQRTBKCSLA is obtained.

By replacing RCA with binary to excess-1 converter in SQRTBKCSLA. MSQRTBKCSLA is designed. The lesser number of logic gates of BEC than n-bit full adder yields reduction in chip area and to obtain MSQRTBKCSLA. RCA with carry in = 1 is replaced by BEC.

Part II illustrate the brunt kung adder and part III represents the binary to excess-1 converter logic. In part IV, V, VI the architecture of LBKCSLA, SQRTBKCSLA, MSQRTBKCSLA. Part VII shows the delay and area evaluation. Part VIII shows the simulated results and comparison of CSLA's finally the work is concluded in part IX

II. BRENT KUNG ADDER

The 4-bit BKA is shown fig.1. BKA [5], [6], [7] is parallel adder that consists BKA pre-processing stage. Here BKA parallel prefix adder and BKA post processing stage for calculation of summation and output carry of input bits. BKA [5], [6], [7].




Fig 1: BKA

A. BKA Pre-processing stage

The below figure shows the following equation to compute the signals where the two signals can generate and propagate are computed for the A and B

$$G(i) = A_i \text{ AND } B_i; \text{ for } i = 0, 1, 2, \dots, n-1 \text{ where } n \text{ is the no. of bits}$$

$$P(i) = A_i \text{ XOR } B_i; \text{ for } i = 0, 1, 2, \dots, n-1 \text{ where } n \text{ is the no. of bits}$$




Fig 2: G AND P signals for 4-bit

B. BKA parallel prefix network

The intermediate signals like carry generate and propagate signals are generated for computing carry equivalent to each input as shown in the below figure where the following equations can be given

$$G_1 = G_1 \text{ OR } (P(1) \text{ AND } G(0));$$

$$P_1 = P(1) \text{ AND } P(0);$$

$$G_i = G(i) \text{ OR } (P(i) \text{ AND } G_{i-1}); \text{ for } i = 2, 3, \dots, n-1$$

$$P_i = P(i) \text{ AND } P_{i-1}; \text{ for } i = 2, 3, \dots, n-1 \text{ where } n \text{ is the no. bits}$$

Carries of each input bit are given by equations:

$$C_0 = G(0);$$

$$C_i = G_i; \text{ for } i = 1, 2, \dots, n-1 \text{ where } n \text{ is no. of input bits}$$




Fig 3 : signals to calculate carries for 4-bit

C. BKA post-processing stage

In this the final sum bits and output carry are computed as shown in the figure and also given some of the equation as follows




Fig 4 : 4-bit input using BKA

$$S_0 = P(0);$$

$$S_1 = P(1) \text{ XOR } G(0);$$

$$S_i = P(i) \text{ XOR } G_{i-1}; \text{ for } i = 2, 3, \dots, n-1 \text{ where } n \text{ is the no. of bits}$$

$$C_{out} = G_{n-1}; \text{ for } i = 2, 3, \dots, n-1 \text{ where } n \text{ is the no. of bits}$$

III. BINARY TO EXCESS-1 CONVERTER

The carry select adder had been replaced instead of ripple carry adder in order to reduce the logic gates which leads to reduce the chip area as the schematic diagram of 4-bit BEC is shown. BEC[8]

The Boolean expression of 4-bit BEC are shown below

(note: symbols, ~NOT, & AND, ^XOR)

$$Sum_4 = \sim S_4;$$

$$Sum_5 = S_4 \wedge S_5;$$

$$Sum_6 = S_6 \wedge (S_4 \& S_6);$$

$$Carry_6 = C_6 \wedge (S_4 \& S_5 \& S_6);$$




Fig 5: 4-bit BEC

IV. LINER BRENT KUNG CARRY SELECT ADDER

The CSLA consists of one multiplexer and two ripple carry adder in order to decrease the area and delay caused due to RCA[9], [10].The RCA with carry_in=0 is substituted by brunt kung adder (BK) Parallel prefix adder. Thediagram of LBKCSLA is shown below in the 16-bit LBKCSLA consists of four groups of same size with BKA for carry_in = 0 and RCA for carry_in =1. Now by using tree structure of BKA, the speed of addition operation is also increased.




Fig 6 :LBKCSLA

V.SQUARE ROOT BRENT KUNG CARRY SELECT ADDER

The delay[13] in LBKCSLA is again reduced by using square root structure that contains 5 groups of size difference. Every group contains BKA for carry_in =0, RCA for carry_in =1 and having different multiplexer size thus this structure is know as SQRTBKCSLA. The SQRTBKCSLA block diagram is shown below




Fig 7 : SQRTBKCSLA

VI. MODIFIED SQUARE ROOT BRENT KUNG CSLA

In order to reduce the area , the ripple carry adder with carry_in =1 is replaced by BEC as the number of logic gates required for BEC is less than n-bit ripple carry adder thus this structure is know as MSQRTBKCSLA. The block diagram of 16-bit MSQRTBKCSLA is shown below




Fig 8 : MSQRTBKCSLA

The theoretically calculation can be done using AND, OR, Inverter(AOI) where the area and delay of MSQRTBKCSLA for each group are calculated

The values in the brackets in logic gates represents the particular gate delay




Fig a




Fig b




Fig c




Fig d




Fig e

The area and delay calculation of 16-bitMSQRTBKCSLA is projected by means of AOI logic as follows:

1.Group1 covers a 2-bit BKA. The delay of input signals P[0], P[1], G[0], G[1] generate signals) and area for P[0], P[1], G[0], G[1] is 5,5,1,1 (no. of gates) respectively.

2. Group2 contains a 2-bit BKA . The final summary and carry outputs of the Group2 such as S[2], S[3],

Carry1 are obtained by applying the outputs to MUX unit. The delay is calculated in Group1. The delay for S[2], S[3], Carry1 is 8 units, 12 units and 13 units respectively.

3. Group3 comprises a 3-bit BKA and 4-bit BEC . The final summation and carry outputs of the Group3 such as S[4], S[5], S[6], Carry2 are obtained by put on the outputs to MUX unit.

4. Group4 contains a 4-bit BKA and 5-bit BEC . The final summation and carry outputs of the Group4 such as S[7], S[8], S[9], S[10],

Carry3 are gotten by spread on the outputs to MUX. The delay for S[7], S[8], S[9], S[10], Carry3 is 19 units, 19 units, 19 units, 19 units and 19 units respectively. Total area occupied by the Group4 is 92 (number of gates).

5. Group5 contains a 5-bit BKA and 6-bit BEC. The final summation and carry outputs of the Group5 as S[11], S[12], S[13], S[14], S[15], Cout are obtained by applying the outputs to MUX unit. The delay for S[11], S[12], S[13], S[14], S[15], Cout is 22 units, 22 units, 22 units, 22 units and 22 units respectively. Total area occupied by the Group5 is 92 (number of gates).

Similarly the area and delay evaluations for LBKCSLA and SQRTBKCSLA are also calculated and are tabulated in section VII.

VII.CHIP AREA AND DELAY EVALUATION

Table 1 : chip area evaluations of adders

Group no.	LBKCSLA	SQRTBKCSLA	MSQRTBKCSLA
	Maximum Delay (units)	Maximum Delay (units)	Maximum Delay (units)
1	10	6	6
2	15	11	13
3	17	13	16
4	20	16	19
5	--	19	22
Overall maximum delay	20	19	22

Table 2: Delay evaluation of adders

Group no.	LBKCSLA	SQRTBKCSLA	MSQRTBKCSLA
	Chip Area (No. of Gate Count)	Chip Area (No. of Gate Count)	Chip Area (No. of Gate Count)
1	48	20	20
2	120	58	44
3	120	89	68
4	120	120	92
5	--	151	116
Total Area	408	438	340

IX. CONCLUSION

Area and delay are calculated for LBKCSLA, SQRTBKCSLA and MSQRTBKCSLA and the comparison between all the three has also comprehensive. Finally it shows that the MSQRTBKCSLA has inhabiting less with somewhat increase in delay as associated to LBKCSLA and SQRTBKCSLA. As a results it finally concluded that modified square root brunt kung carry select adder (MSQRTBKCSLA) is improved compared to other two adders

REFERENCES

[1] Shivani Parmar and Kirat Pal singh “Design of High Speed Hybrid Carry Select Adder” IEEE’s 3rd International Advance computing conference (IACC)

[2] Rajeswar Reddy B, Lakshmi Prasad E, A.R.Reddy “Multi precision arithmetic adders” International Conference on Computer Communication

[3] Jasmine Saini, Somya Agarwal, Aditi Kansal “Performance, analysis and comparison of digital adders” International Conference on Advances in Computer Engineering and Applications (ICACEA), IEEE, ISBN: 978-1-4673-6911-4, 19-20 March 2015.

[4] B.Ramkumar, Harish M Kittur “Low-Power and AreaEfficient Carry Select Adder” IEEE Transactions on VLSISystems

[5] D.Harris “A taxonomy of parallel prefix networks” Conference Record of the Thirty-Seventh Asilomar Conference on Signals, Systems and Computers, IEEE, ISBN: 0-7803-8104-1, 9-12 Nov. 2003.

[6] Sudheer Kumar Yezerla, B.Rajendra Naik “Design and Estimation of delay, power and area for parallel prefix adders” Recent Advances in Engineering and Computational Sciences (RAECS), IEEE, ISBN: 978-1-4799-2291-8, 6-8 March 2014.

[7] P. Nithin, N. Udaya Kumar, K. Bala Sindhuri “Implementation of 16-Bit Area Efficient Ling carryselect adder” International Journal of AdvancedInformation Science

and Technology (IJAIST) ISSN: 2319:2682 Vol.53, No.53, September 2016 DOI:10.15693/ijaist/2016.v53i53.57-63.

[8] R. Bala Sai Kesava, B. Lingeswara Rao, K. Bala Sindhuri, N. Udaya Kumar, “Low Power and Area efficient Wallace Tree Multiplier using Carry Select Adder with BEC”, CASP, DOI: 10.1109/CASP.2016.7746174.

[9] Rahul Chandran G, N. Saraswathi “Implementation of an efficient 64-bit Carry Select Adder using Muxes” International Conference on Advanced Communication Control and Computing Technologies (ICACCCT), IEEE, ISBN: 978-1-4799-3914-5, 8-10 May 2014.

[10] K.Bala Sindhuri, N. Udaya Kumar, DVN Bharathi, B. Tapasvi,”128-bit Area efficient carry select adder”, ISSN:2321-9653,PP 48-54, Special Issue-3,Nov 2014.