Design and Implementation of 16-Bit Baugh-Wooley Multiplier

International Journal of Electronics and Communication Engineering
© 2018 by SSRG - IJECE Journal
Volume 5 Issue 12
Year of Publication : 2018
Authors : B.Maha Lakshmi and M.Bhavani
How to Cite?

B.Maha Lakshmi and M.Bhavani, "Design and Implementation of 16-Bit Baugh-Wooley Multiplier," SSRG International Journal of Electronics and Communication Engineering, vol. 5,  no. 12, pp. 1-5, 2018. Crossref,


In this paper we centered upon the Design and Implementation of 16-bit Baugh-Wooley multiplier . Different electronic gadgets dependent on VLSI innovation have been important to the examination network from a very long while. These incorporate plans for adders and multipliers. This postulation focuses on a multiplication of marked number with two's complement shape, in particular the Baugh-Wooley multiplier and the device for this reason for existing was Xilinx ISE 14.2. The Baugh-Wooley multiplier with its fundamental writing survey and its Mathematical figuring for 16-bit multiplier was given reference to 4-bit engineering as in writing. It very well may be seen that the circuit comprises fundamentally of a few full-adders so a decent full-adder arrangement in Verilog-HDL straightforwardly adds to the productivity of the Baugh-Wooley multiplier. In this way the full-adder can be acknowledged in Xilinx ISE 14.2. At long last we plan in Xilinx and investigate the simulated result . The plan was observed to be proficient than the current structure of multiplier for two's complement numbers.



Baugh-Wooley Multiplier ,Fulladder, VLSI, Xilinx.


[1] P.V. Rao, C Prasanna Raj, S. Ravi, “VLSI Design and Analysis of Multipliers for Low Power”, Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing”,2009.PP-1354-1357. 
[2] M. Sjlander and P. Larsson-Edefors, “High-Speed and Low-Power Multipliers Using the Baugh-Wooley Algorithm and HPM Reduction Tree”,Department of Computer Science and Engineering, Chalmers University of Technology, March 2008. 
[3] P.Mohanty, R.Ranjan, “An Efficient Baugh-Wooley Architecture & Unsigned Multiplication”, International Journal of Computer Science & Engineering Technology (IJCSET),Vol. 3 No. 4 April 2012,pp-94-99. 
[4] M. H. Rais, B. M. Al-Harthi, Saad I. Al-Askar and Fahad K. Al- Hussein,“Design and Field Programmable Gate Array Implementation of Basic Building Blocks for Power Efficient Baugh-Wooley Multipliers”,American J. of Engineering and Applied Sciences 3 (2) 307-311, 2010. 
[5] R. Bajaj, S. Chhabra, S. Veeramachaneni and M B Srinivas, “A Novel, Low-Power Array Multiplier Architecture”,International Institute of Information Technology-Hyderabad communication and information technology 2009. 
[6] R. B and H. M Kittur, “Faster and Energy Efficient Signed Multipliers”, School of Electronics Engineering, VIT University 2013. 
[7] N. Bandeira, K. Vaccaro, And J. A. Howard, “A Two’s Complement Array Multiplier Using True Values of the Operands”,IEEE Transactions On Computers, VOL. c-32, NO. 8, August 1983. 
[8] J Rabaey, A Chandrakasan, B Nikolic, “Digital Integrated Circuits A Design Perspec tive, 2nd Ed., New Jersey : Prentice-Hall Inc, c2003. 
[9] Neil H. E. Weste, David Harris, Ayan Banerjee, “CMOS VLSI Design- A Circuit and Systems Perspective”, Pearson, 2006,pp.345-357. 
[10] Carl Hamacher, Zvonko Vranesic, Safwat Zaky,“ Computer Organization”,Tata McGraw Hill,2011,pp.376-390. 
[11] Wayne Wolf, (2002). Modern VLSI Design: System-On-Chip Design. 3rd Edition, Pren tice Hall, Upper Saddle River, N.J. 
[12] Partha Sarathi Mohanty,“Design And Implemnetation Of Faster And Low Power Multipliers”, Department Of E & TC, NIT,Rourkela, 2009. 
[13] 2008 15th IEEE International Conference on Electronics, Circuits and Systems 
[14] An Efficient Baugh-WooleyArchitecture forBothSigned & Unsigned Multiplication, PramodiniMohanty et al./ International Journal of Computer Science & Engineering Technology (IJCSET) 2012.