ASIC Design Flow And Methodology – An Overview
|International Journal of Electrical and Electronics Engineering|
|© 2019 by SSRG - IJEEE Journal|
|Volume 6 Issue 7|
|Year of Publication : 2019|
|Authors : Ashish A Shetty|
How to Cite?
Ashish A Shetty, "ASIC Design Flow And Methodology – An Overview," SSRG International Journal of Electrical and Electronics Engineering, vol. 6, no. 7, pp. 1-5, 2019. Crossref, https://doi.org/10.14445/23488379/IJEEE-V6I7P101
ASICs are complex. Can contain more than millions of transistors which makes it impossible to do the entire design at one level of abstraction - say through the schematic entry or through custom layout! The individual engineers will be having limited roles with in one sub domain of a VLSI Design and not aware of how their part of work is relevant. A very few people will be having over view of the entire sub domains of VLSI Design – from RTL to GDS. This paper attempts to connect each subdomain with other VLSI Design subdomains, explain how they interact each other. Though GPPs and ASPPs designed and manufactured with similar Methodologies, this paper will focus more on ASIC Design Methodologies.
VLSI, ASIC Design, ASIC Design Methodology, Semicustom Design Methodology, Full Custom Design Methodology, FPGA Design Methodology.
 Bertacco, Valeria. (2006). Design and Verification of Digital Systems. 10.1007/0-387-29906-8_2.
 Reyserhove, Hans & Dehaene, Wim. (2019). Efficient VLSI Design Flow. 10.1007/978-3-030-12485-4_3.
 Serpanos, Dimitrios & Wolf, Marilyn. (2019). Challenges and Opportunities in VLSI IoT Devices and Systems. IEEE Design & Test. PP. 1-1. 10.1109/MDAT.2019.2917178.
 Wang, Laung-Terng. (2009). Design for Testability. 10.1016/B978-0-12-374364-0.50010-2.
 Kukimoto, Yuji & Berkelaar, Michel & Sakallah, Karem. (2011). Static Timing Analysis. 10.1007/978-1-4615-0817-5_14.