Design and Comparison of various Low power n-T SRAM cells
|International Journal of Electronics and Communication Engineering|
|© 2017 by SSRG - IJECE Journal|
|Volume 4 Issue 5|
|Year of Publication : 2017|
|Authors : Ramya.P, Shankavi.K, Shilpa unki and Sushmitha Nayak M|
How to Cite?
Ramya.P, Shankavi.K, Shilpa unki and Sushmitha Nayak M, "Design and Comparison of various Low power n-T SRAM cells," SSRG International Journal of Electronics and Communication Engineering, vol. 4, no. 5, pp. 20-25, 2017. Crossref, https://doi.org/10.14445/23488549/IJECE-V4I5P107
Modern ICs are enormously complicated due to decrease in device size and increase in chip density involving several millions of transistors per chip. The rules for what can and cannot be manufactured leads to a tremendous increase in complexity due to the amount of power dissipation are increased. For high-speed memory applications such as cache, a SRAM is often used. Power consumption is the key parameter for an SRAM memory design (SRAM). In this paper an effort is made to design 6T, 7T, 8T, 9T, 10T, 11T SRAM cells using Cadence 180nm technology. The average power consumption of these SRAM cells are calculated and compared.
Modern IC, Cache, SRAM cells, average power consumption, cadence 180nm technology.
 E. Seevinck, F. List, and J. Lohstroh, Static-noise margin analysis of MOS SRAM cells," IEEE J. Solid-State Circuits, vol. SC-22, pp. 748,754, 1987.
 K. Takeda et aI., "A read-static-noise-margin-free SRAM cell for low VDD and high- speed applications," IEEE Journal of Solid-State Circuits, vol. 41, no. I, pp. 113-121, 2006.
 Gourav Arora, Poonam, Anurag singh , "Comparison of 4T, 6T and 7T SRAM cell," Published in 2006.
 Aly, R.E. Bayoumi, M.A., “Low-Power Cache Design Using 7T SRAM Cell” Circuits and Systems II: Express Briefs, IEEE Transactions, vol. 54 April 2007, Issu.e: 4.
 Chang, L. Montoye, R.K. Nakamura, Y.Batson, K. A. Eickemeyer, R. J. Dennard, R.H. Haensch, W.Jamsek, D, “An 8T-SRAM for Variability Tolerance and Low- Voltage Operation in High-Performance Caches”, Solid-State Circuits, IEEE Journal, vol. 43, April 2008, Issue 4, pp-956-963.
 Mr. Nagendra Sah, Mr. Nitish Goyal,“Analysis of Leakage Power Reduction in 6T SRAM Cell”, International Journal of Advanced Engineering Research and Technology (IJAERT) Volume 3 Issue 6, June 2015, ISSN No.: 2348 – 8190
 Deepak Aggarwal, Praveen Kaushik, Narendra gujran “Comparative study of 6T, 8T and 9T SRAM cell", International Journal of Latest Trends in Engineering and Technology (IJLTET), Vol. 1 Issue 2 July 2012.
 Naheed Rahaman, B.P.Singh, “Design and verification of low power SRAM cell using 8T SRAM cell approach”, International Journal of Computer Applications (0975 – 8887) Volume 67– No.18, April 2013.
 R.Uma, Alok Katiyar, K.Anusudha, “New low power and high 9T SRAMcell in dynamic domino logic”,International Journal of Engineering and Technology (IJET), ISSN : 0975- 4024 Vol 5 No 2 Apr-May 2013
 Ajay kumar singh, C.M.R.Prabhu, “A Proposed 11T COMS SRAM cell for improved read stability and reduced read power consumption”. WSEAS TRANSACTIONS on CIRCUITS and SYSTEMS, Issue 10, Volume 12, October 2013.
 Thanuja.T.C, Kavya M.P “Design and power analysis of memory system using conventional 6T, 8T and single ended 6T SRAM cell," International Journal of Computer Applications (0975 – 8887),2015.
 Debasish Sahoo,”Memory chip design using Cadence”,department of electronics & communication engineering, national institute of technology, Rourkela.
 Sayeed Ahmad, Naushod Alam, “A robust 10T SRAMcell with enhanced read operation,” International Journal of Computer Applications (0975 – 8887) Volume 129 – No.2, November2015
 Sachin Chauhan , Sagar Raj “Leakage Current Minimization in a 6t SRAM Cell”, SSRG International Journal of Electronics and Communication Engineering (SSRG-IJECE) – Volume 3 Issue 5–May 2016.
 K.Bharathi, S.Vijayakumar “QCA Design of Encoder for Low Power Memory Applications”, SSRG International Journal of Electronics and Communication Engineering (SSRG-IJECE) – Volume 3 Issue 11 – November 2016.
 Nandini Goswami “6T SRAM at 45nm CMOS technology for low power optimization”, SSRG International Journal of Electronics and Communication Engineering (SSRG-IJECE) – Volume 3 Issue 5–May 2016.