Call for Paper - Upcoming Issues

Design of an Efficient Forward Error Correction Transceiver for Advanced Communication System on Hardware Platform

International Journal of Electronics and Communication Engineering
© 2026 by SSRG - IJECE Journal
Volume 13 Issue 1
Year of Publication : 2026
Authors : Rohith Puttaraju, Ramesha Muniyappa, Dankan Gowda V, Murugavelu Mathivanan
10.14445/23488549/IJECE-V13I1P113
pdf
How to Cite?

Rohith Puttaraju, Ramesha Muniyappa, Dankan Gowda V, Murugavelu Mathivanan, "Design of an Efficient Forward Error Correction Transceiver for Advanced Communication System on Hardware Platform," SSRG International Journal of Electronics and Communication Engineering, vol. 13,  no. 1, pp. 148-156, 2026. Crossref, https://doi.org/10.14445/23488549/IJECE-V13I1P113

Abstract:

The serial concatenation of Bose-Chaudhuri-Hocquenghen (BCH) and Low-Density-Parity-Check (LDPC) codes results in an efficient channel coding framework which is used in the next generation of advanced communication, such as video broadcasting and satellite applications, for transmitting data on non-ideal communication channels with constrained bandwidth. The Next Generation Communication System's high-speed necessities and adaptive coding approach create significant design issues for an effective codec hardware implementation. This manuscript proposes an efficient Forward Error Correction (FEC) Transceiver (TR) architecture by concatenating the BCH and LDPC codes on the hardware platform to overcome the design issues in the next-generation communication system. The FEC TR system utilizes <1 % chip area, operates at 343.5 MHz, and obtains a Throughput of 1.202 Gbps with a Bit Error Rate (BER) of 10-8 on the Artix-7 chip. The FEC transmitter and receiver use only 22.5 and 18 Clock Cycles (CC), obtaining the Throughput of 1.44 Gbps and 1.202 Gbps, respectively. Lastly, the FEC TR, BCH, and LDPC modules are compared with existing approaches, with enhanced improvement in the performance parameters.

Keywords:

Forward Error Correction (FEC), BCH and LDPC Codes, FPGA, 5G and Beyond, FEC Transceiver, Serial concatenation.

References:

[1] T. Venugopal, and S. Radhika, “A Survey on Channel Coding in Wireless Networks,” 2020 International Conference on Communication and Signal Processing (ICCSP), Chennai, India, pp. 784-789, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[2] Zunaira Babar et al., “Duality of Quantum and Classical Error Correction Codes: Design Principles and Examples,” IEEE Communications Surveys & Tutorials, vol. 21, no. 1, pp. 970-1010, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[3] Ivan B. Djordjevic, “On Advanced FEC and Coded Modulation for Ultra-High-Speed Optical Transmission,” IEEE Communications Surveys & Tutorials, vol. 18, no. 3, pp. 1920-1951, 2016.
[CrossRef] [Google Scholar] [Publisher Link]
[4] Georgios Tzimpragos et al., “A Survey on FEC Codes for 100 G and Beyond Optical Networks,” IEEE Communications Surveys & Tutorials, vol. 18, no. 1, pp. 209-221, 2014.
[CrossRef] [Google Scholar] [Publisher Link]
[5] Ahmed Badr et al., “Perfecting Protection for Interactive Multimedia: A Survey of Forward Error Correction for Low-Delay Interactive Applications,” IEEE Signal Processing Magazine, vol. 34, no. 2, pp. 95-113, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[6] Lorenzo Vangelista et al., “Key Technologies for Next-Generation Terrestrial Digital Television Standard DVB-T2,” IEEE Communications Magazine, vol. 47, no. 10, pp. 146-153, 2009.
[CrossRef] [Google Scholar] [Publisher Link]
[7] Lara Dolecek, and Yuval Cassuto, “Channel Coding for Nonvolatile Memory Technologies: Theoretical Advances and Practical Considerations,” Proceedings of the IEEE, vol. 105, no. 9, pp. 1705-1724, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[8] Qiwang Chen et al., “Optimization of Component Elements in Integrated Coding Systems for Green Communications: A Survey,” IEEE Communications Surveys & Tutorials, vol. 21, no. 3, pp. 2977-2999, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[9] Qi Li et al., “Generalized Low-Density Parity-Check Coding Scheme with Partial-Band Jamming,” Tsinghua Science and Technology, vol. 19, no. 2, pp. 203-210, 2014.
[CrossRef] [Google Scholar] [Publisher Link]
[10] Yi Fang et al., “A Survey on Protograph LDPC Codes and Their Applications,” IEEE Communications Surveys & Tutorials, vol. 17, no. 4, pp. 1989-2016, 2015.
[CrossRef] [Google Scholar] [Publisher Link]
[11] Akanksha Gupta et al., “Performance Analysis of Concatenated LDPC Codes for Video Broadcast Satellite System,” 2017 IEEE Radio and Antenna Days of the Indian Ocean (RADIO), Cape Town, South Africa, pp. 1-2, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[12] H. Gagan, R. Manas, and N.G. Girish Kumar, “Performance Evaluation of OFDM Coding System Using Concatenated BCH and LDPC Codes,” International Journal of Communications, Network and System Sciences, vol. 10, no. 5B, pp. 67-77, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[13] Jitendra Pratap, Singh Mathur, and Alpana Pandey, “Comparative Analysis of LDPC Decoding by Bit Flipping Algorithm using QAM and QPSK Modulation Techniques for DVB-S2,” 2018 8th International Conference on Communication Systems and Network Technologies (CSNT), Bhopal, India, pp. 34-39, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[14] Yi Cai et al., “FPGA Assisted Design of Concatenated LDPC Convolutional and BCH Codes for Optical Fiber Communications,” 45th European Conference on Optical Communication (ECOC 2019), Dublin, Ireland, pp. 1-4, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[15] Durga Digdarsini et al., “FPGA Implementation of FEC Encoder with BCH & LDPC Codes for DVB S2 System,” 2019 6th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, India, pp. 78-81, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[16] Ahmed Mahdy, Mohamed Helmy, and Mohamed Hassan, “Design and Implementation of Parallel Branches for Concatenated BCH and LDPC Coding on FPGA,” 2019 36th National Radio Science Conference (NRSC), Port Said, Egypt, pp. 324-332, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[17] Ahmed Mohamed Mahdy et al., “Design and Simulation of Parallel BCH Code with LDPC Code for Flash Memories,” 2020 12th International Conference on Electrical Engineering (ICEENG), Cairo, Egypt, pp. 196-199, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[18] Jing Kang, Jun She An, and Bingbing Wang, “An Efficient FEC Encoder Core for VCM LEO Satellite-Ground Communications,” IEEE Access, vol. 8, pp. 125692-125701, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[19] Manasa Kalya, and Sathish Kumar, “Low Complexity LDPC Error Correction Code for Modified Anderson PUF to Improve its Uniformity,” 2020 International Conference on Smart Electronics and Communication (ICOSEC), Trichy, India, pp. 997-1002, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[20] Jie Qiu, Li Chen, and Shiqiu Liu, “A Novel Concatenated Coding Scheme: RS-SC-LDPC Codes,” IEEE Communications Letters, vol. 24, no. 10, pp. 2092-2095, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[21] Chun-Ming Huang, “Two Novel Semi-/Auto-Adaptive SNR Algorithms to Efficiently Train Deep Neural SPA Decoders,” IEEE Access, vol. 10, pp. 12607-12618, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[22] P. Rohith, and M. Ramesha, “Comparative Analysis and Review of FPGA Based FEC Codes,” 2022 International Interdisciplinary Humanitarian Conference for Sustainability (IIHC), Bengaluru, India, pp. 87-92, 2022.
[CrossRef] [Google Scholar] [Publisher Link]
[23] R. Gallager, “Low-Density Parity-Check Codes,” IRE Transactions on Information Theory, vol. 8, no. 1, pp. 21-28, 1962.
[CrossRef] [Google Scholar] [Publisher Link]
[24] R.C. Bose, and D.K. Ray-Chaudhuri, “On a Class of Error Correcting Binary Group Codes,” Information and Control, vol. 3, no. 1, pp. 68-79, 1960.
[CrossRef] [Google Scholar] [Publisher Link]
[25] Hendra Setiawan, “A Low-Complexity and High-Throughput RTL Design of a BCH (15,7) Decoder,” Journal of ICT Research and Applications, vol. 6, no. 2, pp. 112-130, 2012.
[CrossRef] [Google Scholar] [Publisher Link]
[26] Abhishek Bapurao Rode, and Radhika D Joshi, “Design and Simulation of An Efficient LDPC Encoder Suitable for 5G New Radio Base Graph 1,” 2025 IEEE International Conference on Computer, Electronics, Electrical Engineering & their Applications (IC2E3), Srinagar Garhwal, India, pp. 1-5, 2025.
[CrossRef] [Google Scholar] [Publisher Link]
[27] Jürgen Freudenberger, Daniel Nicolas Bailon, and Malek Safieh, “Reduced Complexity Hard- and Soft-input BCH Decoding with Applications in Concatenated Codes,” IET Circuits, Devices & Systems, vol. 15, pp. 284-296, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[28] Yasir Ali et al., “Efficient Hardware Realization of SC Polar Decoders Using Compound Pipelined Processing Units and Auxiliary Registers,” IEEE Access, vol. 12, pp. 23808-23826, 2024.
[CrossRef] [Google Scholar] [Publisher Link]
[29] Jingwei Hu et al., “Lightweight Key Encapsulation Using LDPC Codes on FPGAs,” IEEE Transactions on Computers, vol. 69, no. 3, pp. 327-341, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[30] Alireza Hasani et al., “A Modified Rejection-Based Architecture to Find the First Two Minima in Min-Sum-Based LDPC Decoders,” 2020 IEEE Wireless Communications and Networking Conference (WCNC), Seoul, Korea, pp. 1-6, 2020.
[CrossRef] [Google Scholar] [Publisher Link]
[31] Claus Kestel et al., “High Throughput Polar Code Decoders withInformation Bottleneck Quantization,” Entropy, vol. 26, no. 6, pp. 1-6, 2024.
[CrossRef] [Google Scholar] [Publisher Link]
[32] Lintao Li et al., “Resource-Efficient and Ultra-High throughput LDPC Decoder for CCSDS Near-Earth Standard,” Integration, vol. 103, 2025.
[CrossRef] [Google Scholar] [Publisher Link]
[33] Chong Zhang et al., “Design of Low-Power Turbo Encoder and Decoder for NB-IoT,” Chinese Journal of Electronics, vol. 33, no. 2, pp. 403-414, 2024.
[CrossRef] [Google Scholar] [Publisher Link]