Multilevel Inverter Design with Reduced Switches & THD Using Fuzzy Logic Controller

International Journal of Electrical and Electronics Engineering

© 2022 by SSRG - IJEEE Journal

Volume 9 Issue 12

Year of Publication : 2022

Authors : R. Venkedesh, R. Anandha Kumar, G. Renukadevi

10.14445/23488379/IJEEE-V9I12P101

How to Cite?

R. Venkedesh, R. Anandha Kumar, G. Renukadevi, "Multilevel Inverter Design with Reduced Switches & THD Using Fuzzy Logic Controller," SSRG International Journal of Electrical and Electronics Engineering, vol. 9,  no. 12, pp. 1-21, 2022. Crossref, https://doi.org/10.14445/23488379/IJEEE-V9I12P101

Abstract:

Multilevel inverter technology is now often used for residential and industrial medium voltage conversion. Because of nonlinear loads linked to the power supply, harmonics can seriously destroy equipment. Therefore, eliminating losses is essential to enhancing overall efficiency. An innovative 31-level, asymmetrical multilevel inverter topology in solar PV systems is presented in this paper. The proposed 31-level cascaded H-bridge asymmetrical multilevel inverter's significant benefits were fewer switches, reduced loss, less electromagnetic interference, and a reduced total harmonic distortion. The system was designed to feed solar energy into the power grid. The PV-isolated system demands a consistent DC voltage level from the photovoltaic cells, and the Fuzzy logic control technique is employed to achieve a stable output. A four-level flyback converter system integrated between the photovoltaic modules and the inverter greatly enhances the PV voltage over the DC link voltage. To develop driven pulse signals for the power electronics switches, the above topology needs to employ a multicarrier offset pulse width modulation technique. The bitwise voltage sources for the input DC voltages are 6Vdc1, 12Vdc2, 24Vdc3, and 48Vdc4. MATLAB/SIMULINK software is used to illustrate the performance of this multilevel inverter. A thorough examination of the suggested topology is beneficial due to its decreased accessory count, consistency, and valueeffectiveness after a systematic comparison with the same and other levels in terms of switches, sources, and quantity of diodes & capacitors. The findings designed that this topology's THD is 3.06% and complies with IEEE harmonic criteria.

Keywords:

Multilevel inverter, DC voltage, Fuzzy logic control, THD and Modulation technique

References:

[1] Sako Ghasimi, Alireza Lahooti Eshkevari, and Ali Mosallanejad, “A High‐Gain Iγ‐Source Hybrid Single‐Phase Multilevel Inverter for Photovoltaic Application,” IET Power Electronics, vol. 14, no. 1, pp. 106-119, 2021. Crossref, https://doi.org/10.1049/pel2.12015
[2] Pratik Kumar Kar et al., “Voltage and Current THD Minimization of a Single-Phase Multilevel Inverter with an Arbitrary Rl-Load Using a Time-Domain Approach,” IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 9, no. 6, pp. 6817-6827, 2021. Crossref, https://doi: 10.1109/JESTPE.2021.3050787
[3] Ahmed Ismail M Ali, Mahmoud A Sayed, and Takaharu Takeshita, “Isolated Single-Phase Single-Stage DC-AC Cascaded Transformer-Based Multilevel Inverter for Stand-Alone and Grid-Tied Applications,” International Journal of Electrical Power & Energy Systems, vol. 125, 2021. Crossref, https://doi.org/10.1016/j.ijepes.2020.106534
[4] Md Halim Mondol, Shuvra Prokash Biswas, and Md Kamal Hosain, “A New Magnetic Linked Three-Phase Multilevel Inverter with Reduced Number of Switches and Balanced Dc Sources,” Electrical Engineering, vol. 104, pp. 449-461, 2022. Crossref, https://doi.org/10.1007/s00202-021-01318-1
[5] Pratik Kumar Kar, Anurag Priyadarshi, and Srinivas Bhaskar Karanki, “Control Strategy for Single-Phase Grid-Interfaced Modified Multilevel Inverter Topology for Distributed Power Generation,” IEEE Systems Journal, vol. 16, no. 1, 2021. Crossref, https://doi.org/10.1109/JSYST.2021.3091486
[6] Ahmed Ismail M. Ali et al., “A Single-Phase Modular Multilevel Inverter Based on Controlled Dc-Cells Under Two SPWM Techniques for Renewable Energy Applications,” International Transactions of Electrical Energy Systems, 2020. Crossref, https://doi.org/10.1002/2050-7038.12599
[7] Ajaykumar Thummalagunta, Nita R Patne, and Kodandaram N, “Seamless Control for Single‐Phase High Gain Quasi‐Switched Impedance Source Multilevel Inverter for Distributed Generation Application,” IET Power Electronics, vol. 14, no. 5, pp. 969-981, 2021. Crossref, https://doi.org/10.1049/pel2.12079
[8] Rushikesh S.Shahakar, and Kawita D. Thakur, "Comparative Analysis and Switching Requirements of 1Ø Grid Connected NonIsolated Inverters," International Journal of Engineering Trends and Technology, vol. 70, no. 3, pp. 319-326, 2022. Crossref, https://doi.org/10.14445/22315381/IJETT-V70I2P236
[9] C Dhanamjayulu et al., “Design and Implementation of Seventeen Level Inverter with Reduced Components,” IEEE Access, vol. 9, pp. 16746-16760, 2021. Crossref, https://doi.org/10.1109/ACCESS.2021.3054001
[10] Dhananjay Kumar, Rajesh Kumar Nema, and Sushma Gupta, “Development of Fault‐Tolerant Reduced Device Version with Switched‐Capacitor Based Multilevel Inverter Topologies,” International Transactions on Electrical Energy Systems, 2021. Crossref, https://doi.org/10.1002/2050-7038.12893
[11] Shivam Prakash Gautam, Lalit Kumar, and Shubhrata Gupta, “Single-Phase Multilevel Inverter Topologies with Self-Voltage Balancing Capabilities,” IET Power Electronics, vol. 11, no. 5, pp. 844-855, 2018. Crossref, https://doi.org/10.1049/iet-pel.2017.0401
[12] Dr.C.B.Venkataramanan, and Pranesh V, "Hybrid Multilevel Inverter with Reduced Switches and Harmonics," SSRG International Journal of Electrical and Electronics Engineering, vol. 3, no. 3, pp. 10-15, 2016. Crossref, https://doi.org/10.14445/23488379/IJEEE-V3I3P102
[13] Milan Srndovic et al., “Simultaneous Selective Harmonic Elimination and THD Minimization for a Single-Phase Multilevel Inverter with Staircase Modulation,” IEEE Transactions on Industry Applications, vol. 54, no. 2, pp. 1532-1541, 2017. Crossref, https://doi.org/10.1109/TIA.2017.27751
[14] Bac‐Bien Ngo et al., “Single‐Phase Multilevel Inverter Based on Switched‐Capacitor Structure,” IET Power Electronics, vol. 11, no. 11, pp. 1858-1865, 2018. Crossref, https://doi.org/10.1049/iet-pel.2017.0857
[15] Dr.G.Dinesh, "A Modified Self Tuning Fuzzy Logic Controller for Brushless Direct Current Motor,” International Journal of Recent Engineering Science (IJRES), vol. 1, no. 4, pp. 22-27, 2014. 
[16] Mokhtar Aly et al., “Marine Predators Algorithm Optimized Reduced Sensor Fuzzy-Logic Based Maximum Power Point Tracking of Fuel Cell-Battery Standalone Applications,” IEEE Access, vol. 9, pp. 27987–28000, 2021. Crossref, https://doi.org/10.1109/ACCESS.2021.3058610
[17] Shuvangkar Shuvo et al., “Design and Hardware Implementation Considerations of Modified Multilevel Cascaded H-Bridge Inverter for Photovoltaic System,” IEEE Access, vol. 7, pp. 16504–16524, 2019. Crossref, https://doi.org/10.1109/ACCESS.2019.2894757
[18] Atif Iqbal et al., “Quadruple Boost Multilevel Inverter (Qb-Mli) Topology with Reduced Switch Count,” IEEE Transaction Power Electron, vol. 36, no. 7, pp. 7372–7377, 2021. Crossref, https://doi.org/10.1109/TPEL.2020.3044628
[19] Shuai Xu et al., “A Novel Hybrid Five-Level Voltage-Source Converter Based on T-Type Topology for High-Efficiency Applications,” IEEE Transactions on Industry Applications, vol. 53, no. 5, pp. 4730-4743, 2017. Crossref, https://doi.org/10.1109/TIA.2017.2713762
[20] Yong Yang et al., “Multiple-Voltage-Vector Model Predictive Control with Reduced Complexity for Multilevel Inverters,” IEEE Transactions Transport Electrification, vol. 6, no. 1, pp. 105–117, 2020. Crossref, https://doi.org/10.1109/TTE.2020.2973045
[21] Rasoul Shalchi Alishah et al., “New Hybrid Structure for Multilevel Inverter with Fewer Number of Components for Highvoltage Levels,” IET Power Electronics, vol. 7, no. 1, pp. 96–104, 2020. Crossref, https://doi.org/10.1049/iet-pel.2013.0156
[22] J. Venkataramanaiah, Y. Suresh, and A. K. Panda, “A Review on Symmetric, Asymmetric, Hybrid and Single Dc Sources Based Multilevel Inverter Topologies,” Renewable and Sustainable Energy Reviews, vol. 76, pp. 788–812, 2017. Crossref, https://doi.org/10.1016/j.rser.2017.03.066
[23] Bhagyalakshmi P S, Beena M Varghese, and Dr. Bos Mathew Jos, "Comparative Study of THD Spectrum on Switched Capacitor Inverter," SSRG International Journal of Electrical and Electronics Engineering,” vol. 4, no. 6, pp. 22-29, 2017. Crossref, https://doi.org/10.14445/23488379/IJEEE-V4I6P107
[24] M. A. Hosseinzadeh et al., "Back-To-Back Modified T-Type Half-Bridge Module for Cascaded Multi-Level Inverters with Decreased Number of Components,” IEEE International Conference on Electrical Systems for Aircraft, Railway, Ship Propulsion and Road Vehicles & International Transportation Electrification Conference (ESARS-ITEC), pp. 1-6, 2018. Crossref, https://doi.org/10.1109/ESARS-ITEC.2018.8607596
[25] R. Venkedesh, R. AnandhaKumar, and G. Renukadevi, “ THD Reduction in Measurement Of H - Bridge Multilevel Inverter Using Pulse Modulated Switching Integrated with Linear Quadratic Regulator,” Measurement: Sensors, vol. 24, 2022. Crossref, https://doi.org/10.1016/j.measen.2022.100435
[26] Mohammad Sadegh Orfi Yeganeh et al., “A Single-Phase Reduced Component Count Asymmetrical Multilevel Inverter Topology,” IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 9, no. 6, 2021. Crossref, https://doi.org/10.1109/JESTPE.2021.3066396
[27] Manik Jalhotra et al., “Resilient Fault Tolerant Topology of Single Phase Multilevel Inverter,” IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 9, no. 2, 2019. Crossref, https://doi.org/10.1109/JESTPE.2019.2936271
[28] Marif Daula Siddique et al., “Reduced Switch Count-Based N-Level Boost Inverter Topology for Higher Voltage Gain,” IET Power Electronics, vol. 13, no. 15, pp. 3505–3509, 2020. Crossref, https://doi.org/10.1049/iet-pel.2020.0359
[29] Y. Suresh et al., “Investigation on Cascade Multilevel Inverter with Symmetric, Asymmetric, Hybrid and Multi-Cell Configurations,” Ain Shams Engineering Journal, vol. 8, no. 2, pp. 263–276, 2017. Crossref, https://doi.org/10.1016/j.asej.2016.09.006